/*
 * Copyright 2024 NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/* Configure ARM PLL to 996MHz */
&arm_pll {
	clock-mult = <83>;
	clock-div = <2>;
};