OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
29,994 Commits 149 Branches 178 Tags 877 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Leandro Pereira d3528cf001 soc: esp32: Update auto-generated _soc_inthandlers.h 
Remove the auto-generated `handle_irq` label for the unneeded cases
to get rid of a compile warning.

Fixes #10801.

Signed-off-by: Leandro Pereira <leandro.pereira@intel.com>
 2018-10-27 21:25:57 -04:00
Leandro Pereira 7cea94942c soc: esp32: Use the smaller interrupt handling routines 
Re-generate the ISR for ESP32, after modifying xtensa_intgen.py to
generate shorter code.

Signed-off-by: Leandro Pereira <leandro.pereira@intel.com>
 2018-10-22 13:38:29 -07:00
Anas Nashif cea0b3a9c2 xtensa: move soc to top-level dir soc/ 
Move the SoC outside of the architecture tree and put them at the same
level as boards and architectures allowing both SoCs and boards to be
maintained outside the tree.

Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2018-09-13 00:56:48 -04:00