This adds a simple binding for the Cadence Tensilica Xtensa LX4 CPU. File originally from the LX6 binding. Signed-off-by: Daniel Leung <daniel.leung@intel.com>