OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
44,849 Commits 149 Branches 178 Tags 877 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Wayne Ren 53e1d9866f ARC: board: nsim: enable metaware toolchain in sanitycheck 
Enable MWDT toolchain in sanitycheck for all ARC nSIM boards

Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
 2020-09-05 10:22:56 -05:00
Alexey Brodkin 61f073a735 board/nsim: Add support of ARC HS cores in nSIM 
ARC nSIM simulates pretty much any modern ARC core,
moreover it emulates a lot of different core features so
it is possible to play with them even wo real hardware.

Thus we add yet another ARC core family to be used on simulated
nSIM board.

For now it's just a basic configuration with ARC UART for
smoke-testing of Zephyr on ARC HS CPUs.

Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
 2019-07-31 09:25:15 -07:00