dma: dw: Common dw dma driver functionality
Move most of the designware driver into a common compile unit with a a header that exposes the common functionality. This allows for derivative hardware, such as that in intel's adsp (cavs) to use the common functionality while extending. Signed-off-by: Tom Burdick <thomas.burdick@intel.com>
This commit is contained in:
Tom Burdick
Anas Nashif
parent
f7b5d4b06a
commit
f9acacfd11
|
|
@ -7,7 +7,7 @@ zephyr_library_sources_ifdef(CONFIG_DMA_STM32 dma_stm32.c)
|
|||
zephyr_library_sources_ifdef(CONFIG_DMA_STM32_V1 dma_stm32_v1.c)
|
||||
zephyr_library_sources_ifdef(CONFIG_DMA_STM32_V2 dma_stm32_v2.c)
|
||||
zephyr_library_sources_ifdef(CONFIG_DMAMUX_STM32 dmamux_stm32.c)
|
||||
zephyr_library_sources_ifdef(CONFIG_DMA_DW dma_dw.c)
|
||||
zephyr_library_sources_ifdef(CONFIG_DMA_DW dma_dw.c dma_dw_common.c)
|
||||
zephyr_library_sources_ifdef(CONFIG_DMA_NIOS2_MSGDMA dma_nios2_msgdma.c)
|
||||
zephyr_library_sources_ifdef(CONFIG_DMA_SAM0 dma_sam0.c)
|
||||
zephyr_library_sources_ifdef(CONFIG_USERSPACE dma_handlers.c)
|
||||
|
|
|
|||
|
|
@ -1,4 +1,4 @@
|
|||
# CAVS DMA configuration options
|
||||
# DesignWare DMA configuration options
|
||||
|
||||
# Copyright (c) 2018 Intel Corporation
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
|
|
|||
|
|
@ -15,329 +15,23 @@
|
|||
#include <init.h>
|
||||
#include <drivers/dma.h>
|
||||
#include <soc.h>
|
||||
#include "dma_dw.h"
|
||||
#include "dma_dw_common.h"
|
||||
|
||||
#define LOG_LEVEL CONFIG_DMA_LOG_LEVEL
|
||||
#include <logging/log.h>
|
||||
LOG_MODULE_REGISTER(dma_dw);
|
||||
|
||||
#define BYTE (1)
|
||||
#define WORD (2)
|
||||
#define DWORD (4)
|
||||
|
||||
/* CFG_LO */
|
||||
#define DW_CFG_CLASS(x) (x << 29)
|
||||
/* CFG_HI */
|
||||
#define DW_CFGH_SRC_PER(x) ((x & 0xf) | ((x & 0x30) << 24))
|
||||
#define DW_CFGH_DST_PER(x) (((x & 0xf) << 4) | ((x & 0x30) << 26))
|
||||
|
||||
/* default initial setup register values */
|
||||
#define DW_CFG_LOW_DEF 0x0
|
||||
|
||||
#define DEV_NAME(dev) ((dev)->name)
|
||||
|
||||
/* number of tries to wait for reset */
|
||||
#define DW_DMA_CFG_TRIES 10000
|
||||
#define INT_MASK_ALL 0xFF00
|
||||
|
||||
static ALWAYS_INLINE void dw_write(uint32_t dma_base, uint32_t reg, uint32_t value)
|
||||
{
|
||||
*((volatile uint32_t*)(dma_base + reg)) = value;
|
||||
}
|
||||
|
||||
static ALWAYS_INLINE uint32_t dw_read(uint32_t dma_base, uint32_t reg)
|
||||
{
|
||||
return *((volatile uint32_t*)(dma_base + reg));
|
||||
}
|
||||
|
||||
static void dw_dma_isr(const struct device *dev)
|
||||
{
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
struct dw_dma_dev_data *const dev_data = dev->data;
|
||||
struct dma_chan_data *chan_data;
|
||||
|
||||
uint32_t status_tfr = 0U;
|
||||
uint32_t status_block = 0U;
|
||||
uint32_t status_err = 0U;
|
||||
uint32_t status_intr;
|
||||
uint32_t channel;
|
||||
|
||||
status_intr = dw_read(dev_cfg->base, DW_INTR_STATUS);
|
||||
if (!status_intr) {
|
||||
LOG_ERR("status_intr = %d", status_intr);
|
||||
}
|
||||
|
||||
/* get the source of our IRQ. */
|
||||
status_block = dw_read(dev_cfg->base, DW_STATUS_BLOCK);
|
||||
status_tfr = dw_read(dev_cfg->base, DW_STATUS_TFR);
|
||||
|
||||
/* TODO: handle errors, just clear them atm */
|
||||
status_err = dw_read(dev_cfg->base, DW_STATUS_ERR);
|
||||
if (status_err) {
|
||||
LOG_ERR("status_err = %d\n", status_err);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_ERR, status_err);
|
||||
}
|
||||
|
||||
/* clear interrupts */
|
||||
dw_write(dev_cfg->base, DW_CLEAR_BLOCK, status_block);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_TFR, status_tfr);
|
||||
|
||||
/* Dispatch callbacks for channels depending upon the bit set */
|
||||
while (status_block) {
|
||||
channel = find_lsb_set(status_block) - 1;
|
||||
status_block &= ~(1 << channel);
|
||||
chan_data = &dev_data->chan[channel];
|
||||
|
||||
if (chan_data->dma_blkcallback) {
|
||||
|
||||
/* Ensure the linked list (chan_data->lli) is
|
||||
* freed in the user callback function once
|
||||
* all the blocks are transferred.
|
||||
*/
|
||||
chan_data->dma_blkcallback(dev,
|
||||
chan_data->blkuser_data,
|
||||
channel, 0);
|
||||
}
|
||||
}
|
||||
|
||||
while (status_tfr) {
|
||||
channel = find_lsb_set(status_tfr) - 1;
|
||||
status_tfr &= ~(1 << channel);
|
||||
chan_data = &dev_data->chan[channel];
|
||||
if (chan_data->dma_tfrcallback) {
|
||||
chan_data->dma_tfrcallback(dev,
|
||||
chan_data->tfruser_data,
|
||||
channel, 0);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
static int dw_dma_config(const struct device *dev, uint32_t channel,
|
||||
struct dma_config *cfg)
|
||||
{
|
||||
struct dw_dma_dev_data *const dev_data = dev->data;
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
struct dma_chan_data *chan_data;
|
||||
struct dma_block_config *cfg_blocks;
|
||||
uint32_t m_size;
|
||||
uint32_t tr_width;
|
||||
uint32_t ctrl_lo;
|
||||
|
||||
if (channel >= DW_MAX_CHAN) {
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
__ASSERT_NO_MSG(cfg->source_data_size == cfg->dest_data_size);
|
||||
__ASSERT_NO_MSG(cfg->source_burst_length == cfg->dest_burst_length);
|
||||
|
||||
if (cfg->source_data_size != BYTE && cfg->source_data_size != WORD &&
|
||||
cfg->source_data_size != DWORD) {
|
||||
LOG_ERR("Invalid 'source_data_size' value");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
cfg_blocks = cfg->head_block;
|
||||
|
||||
if ((cfg_blocks->next_block) || (cfg->block_count > 1)) {
|
||||
/*
|
||||
* return error since the application may have allocated
|
||||
* memory for the buffers that may be lost when the DMA
|
||||
* driver discards the buffers provided in the linked blocks
|
||||
*/
|
||||
LOG_ERR("block_count > 1 not supported");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
chan_data = &dev_data->chan[channel];
|
||||
|
||||
/* default channel config */
|
||||
chan_data->direction = cfg->channel_direction;
|
||||
|
||||
/* data_size = (2 ^ tr_width) */
|
||||
tr_width = find_msb_set(cfg->source_data_size) - 1;
|
||||
LOG_DBG("Ch%u: tr_width=%d", channel, tr_width);
|
||||
|
||||
/* burst_size = (2 ^ msize) */
|
||||
m_size = find_msb_set(cfg->source_burst_length) - 1;
|
||||
LOG_DBG("Ch%u: m_size=%d", channel, m_size);
|
||||
|
||||
ctrl_lo = DW_CTLL_SRC_WIDTH(tr_width) | DW_CTLL_DST_WIDTH(tr_width);
|
||||
ctrl_lo |= DW_CTLL_SRC_MSIZE(m_size) | DW_CTLL_DST_MSIZE(m_size);
|
||||
|
||||
/* enable interrupt */
|
||||
ctrl_lo |= DW_CTLL_INT_EN;
|
||||
|
||||
switch (cfg->channel_direction) {
|
||||
|
||||
case MEMORY_TO_MEMORY:
|
||||
ctrl_lo |= DW_CTLL_FC_M2M;
|
||||
ctrl_lo |= DW_CTLL_SRC_INC | DW_CTLL_DST_INC;
|
||||
break;
|
||||
|
||||
case MEMORY_TO_PERIPHERAL:
|
||||
ctrl_lo |= DW_CTLL_FC_M2P;
|
||||
ctrl_lo |= DW_CTLL_SRC_INC | DW_CTLL_DST_FIX;
|
||||
|
||||
/* Assign a hardware handshaking interface (0-15) to the
|
||||
* destination of channel
|
||||
*/
|
||||
dw_write(dev_cfg->base, DW_CFG_HIGH(channel),
|
||||
DW_CFGH_DST_PER(cfg->dma_slot));
|
||||
break;
|
||||
|
||||
case PERIPHERAL_TO_MEMORY:
|
||||
ctrl_lo |= DW_CTLL_FC_P2M;
|
||||
ctrl_lo |= DW_CTLL_SRC_FIX | DW_CTLL_DST_INC;
|
||||
|
||||
/* Assign a hardware handshaking interface (0-15) to the
|
||||
* source of channel
|
||||
*/
|
||||
dw_write(dev_cfg->base, DW_CFG_HIGH(channel),
|
||||
DW_CFGH_SRC_PER(cfg->dma_slot));
|
||||
break;
|
||||
|
||||
default:
|
||||
LOG_ERR("channel_direction %d is not supported",
|
||||
cfg->channel_direction);
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* channel needs started from scratch, so write SARn, DARn */
|
||||
dw_write(dev_cfg->base, DW_SAR(channel), cfg_blocks->source_address);
|
||||
dw_write(dev_cfg->base, DW_DAR(channel), cfg_blocks->dest_address);
|
||||
|
||||
/* Configure a callback appropriately depending on whether the
|
||||
* interrupt is requested at the end of transaction completion or
|
||||
* at the end of each block.
|
||||
*/
|
||||
if (cfg->complete_callback_en) {
|
||||
chan_data->dma_blkcallback = cfg->dma_callback;
|
||||
chan_data->blkuser_data = cfg->user_data;
|
||||
dw_write(dev_cfg->base, DW_MASK_BLOCK, INT_UNMASK(channel));
|
||||
} else {
|
||||
chan_data->dma_tfrcallback = cfg->dma_callback;
|
||||
chan_data->tfruser_data = cfg->user_data;
|
||||
dw_write(dev_cfg->base, DW_MASK_TFR, INT_UNMASK(channel));
|
||||
}
|
||||
|
||||
dw_write(dev_cfg->base, DW_MASK_ERR, INT_UNMASK(channel));
|
||||
|
||||
/* write interrupt clear registers for the channel
|
||||
* ClearTfr, ClearBlock, ClearSrcTran, ClearDstTran, ClearErr
|
||||
*/
|
||||
dw_write(dev_cfg->base, DW_CLEAR_TFR, 0x1 << channel);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_BLOCK, 0x1 << channel);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_SRC_TRAN, 0x1 << channel);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_DST_TRAN, 0x1 << channel);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_ERR, 0x1 << channel);
|
||||
|
||||
/* single transfer, must set zero */
|
||||
dw_write(dev_cfg->base, DW_LLP(channel), 0);
|
||||
|
||||
/* program CTLn */
|
||||
dw_write(dev_cfg->base, DW_CTRL_LOW(channel), ctrl_lo);
|
||||
dw_write(dev_cfg->base, DW_CTRL_HIGH(channel),
|
||||
DW_CFG_CLASS(dev_data->channel_data->chan[channel].class) |
|
||||
cfg_blocks->block_size);
|
||||
|
||||
/* write channel config */
|
||||
dw_write(dev_cfg->base, DW_CFG_LOW(channel), DW_CFG_LOW_DEF);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int dw_dma_reload(const struct device *dev, uint32_t channel,
|
||||
uint32_t src, uint32_t dst, size_t size)
|
||||
{
|
||||
struct dw_dma_dev_data *const dev_data = dev->data;
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
|
||||
if (channel >= DW_MAX_CHAN) {
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
dw_write(dev_cfg->base, DW_SAR(channel), src);
|
||||
dw_write(dev_cfg->base, DW_DAR(channel), dst);
|
||||
dw_write(dev_cfg->base, DW_CTRL_HIGH(channel),
|
||||
DW_CFG_CLASS(dev_data->channel_data->chan[channel].class) |
|
||||
size);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int dw_dma_transfer_start(const struct device *dev, uint32_t channel)
|
||||
{
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
|
||||
if (channel >= DW_MAX_CHAN) {
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* enable the channel */
|
||||
dw_write(dev_cfg->base, DW_DMA_CHAN_EN, CHAN_ENABLE(channel));
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int dw_dma_transfer_stop(const struct device *dev, uint32_t channel)
|
||||
{
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
|
||||
if (channel >= DW_MAX_CHAN) {
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* disable the channel */
|
||||
dw_write(dev_cfg->base, DW_DMA_CHAN_EN, CHAN_DISABLE(channel));
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void dw_dma_setup(const struct device *dev)
|
||||
{
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
struct dw_dma_dev_data *const dev_data = dev->data;
|
||||
struct dw_drv_plat_data *dp = dev_data->channel_data;
|
||||
int i;
|
||||
|
||||
/* we cannot config DMAC if DMAC has been already enabled by host */
|
||||
if (dw_read(dev_cfg->base, DW_DMA_CFG) != 0) {
|
||||
dw_write(dev_cfg->base, DW_DMA_CFG, 0x0);
|
||||
}
|
||||
|
||||
/* now check that it's 0 */
|
||||
for (i = DW_DMA_CFG_TRIES; i > 0; i--) {
|
||||
if (dw_read(dev_cfg->base, DW_DMA_CFG) == 0) {
|
||||
goto found;
|
||||
}
|
||||
}
|
||||
LOG_ERR("DW_DMA_CFG is non-zero\n");
|
||||
return;
|
||||
|
||||
found:
|
||||
for (i = 0; i < DW_MAX_CHAN; i++) {
|
||||
dw_read(dev_cfg->base, DW_DMA_CHAN_EN);
|
||||
}
|
||||
|
||||
/* enable the DMA controller */
|
||||
dw_write(dev_cfg->base, DW_DMA_CFG, 1);
|
||||
|
||||
/* mask all interrupts for all 8 channels */
|
||||
dw_write(dev_cfg->base, DW_MASK_TFR, INT_MASK_ALL);
|
||||
dw_write(dev_cfg->base, DW_MASK_BLOCK, INT_MASK_ALL);
|
||||
dw_write(dev_cfg->base, DW_MASK_SRC_TRAN, INT_MASK_ALL);
|
||||
dw_write(dev_cfg->base, DW_MASK_DST_TRAN, INT_MASK_ALL);
|
||||
dw_write(dev_cfg->base, DW_MASK_ERR, INT_MASK_ALL);
|
||||
|
||||
/* set channel priorities */
|
||||
for (i = 0; i < DW_MAX_CHAN; i++) {
|
||||
dw_write(dev_cfg->base, DW_CTRL_HIGH(i),
|
||||
DW_CFG_CLASS(dp->chan[i].class));
|
||||
}
|
||||
}
|
||||
/* Device constant configuration parameters */
|
||||
struct dw_dma_cfg {
|
||||
struct dw_dma_dev_cfg dw_cfg;
|
||||
void (*irq_config)(void);
|
||||
};
|
||||
|
||||
static int dw_dma_init(const struct device *dev)
|
||||
{
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
const struct dw_dma_cfg *const dev_cfg = dev->config;
|
||||
|
||||
/* Disable all channels and Channel interrupts */
|
||||
dw_dma_setup(dev);
|
||||
|
|
@ -396,8 +90,10 @@ static const struct dma_driver_api dw_dma_driver_api = {
|
|||
\
|
||||
static void dw_dma##inst##_irq_config(void); \
|
||||
\
|
||||
static const struct dw_dma_dev_cfg dw_dma##inst##_config = { \
|
||||
.base = DT_INST_REG_ADDR(inst), \
|
||||
static const struct dw_dma_cfg dw_dma##inst##_config = { \
|
||||
.dw_cfg = { \
|
||||
.base = DT_INST_REG_ADDR(inst), \
|
||||
}, \
|
||||
.irq_config = dw_dma##inst##_irq_config \
|
||||
}; \
|
||||
\
|
||||
|
|
|
|||
|
|
@ -0,0 +1,333 @@
|
|||
/*
|
||||
* Copyright (c) 2022 Intel Corporation.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
||||
#include <errno.h>
|
||||
|
||||
#include <stdio.h>
|
||||
#include <string.h>
|
||||
#include <kernel.h>
|
||||
#include <device.h>
|
||||
#include <init.h>
|
||||
#include <drivers/dma.h>
|
||||
#include <soc.h>
|
||||
#include "dma_dw_common.h"
|
||||
|
||||
#define LOG_LEVEL CONFIG_DMA_LOG_LEVEL
|
||||
#include <logging/log.h>
|
||||
LOG_MODULE_REGISTER(dma_dw_common);
|
||||
|
||||
#define BYTE (1)
|
||||
#define WORD (2)
|
||||
#define DWORD (4)
|
||||
|
||||
/* CFG_LO */
|
||||
#define DW_CFG_CLASS(x) (x << 29)
|
||||
/* CFG_HI */
|
||||
#define DW_CFGH_SRC_PER(x) ((x & 0xf) | ((x & 0x30) << 24))
|
||||
#define DW_CFGH_DST_PER(x) (((x & 0xf) << 4) | ((x & 0x30) << 26))
|
||||
|
||||
/* default initial setup register values */
|
||||
#define DW_CFG_LOW_DEF 0x0
|
||||
|
||||
|
||||
/* number of tries to wait for reset */
|
||||
#define DW_DMA_CFG_TRIES 10000
|
||||
#define INT_MASK_ALL 0xFF00
|
||||
|
||||
static ALWAYS_INLINE void dw_write(uint32_t dma_base, uint32_t reg, uint32_t value)
|
||||
{
|
||||
*((volatile uint32_t*)(dma_base + reg)) = value;
|
||||
}
|
||||
|
||||
static ALWAYS_INLINE uint32_t dw_read(uint32_t dma_base, uint32_t reg)
|
||||
{
|
||||
return *((volatile uint32_t*)(dma_base + reg));
|
||||
}
|
||||
|
||||
void dw_dma_isr(const struct device *dev)
|
||||
{
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
struct dw_dma_dev_data *const dev_data = dev->data;
|
||||
struct dma_chan_data *chan_data;
|
||||
|
||||
uint32_t status_tfr = 0U;
|
||||
uint32_t status_block = 0U;
|
||||
uint32_t status_err = 0U;
|
||||
uint32_t status_intr;
|
||||
uint32_t channel;
|
||||
|
||||
status_intr = dw_read(dev_cfg->base, DW_INTR_STATUS);
|
||||
if (!status_intr) {
|
||||
LOG_ERR("status_intr = %d", status_intr);
|
||||
}
|
||||
|
||||
/* get the source of our IRQ. */
|
||||
status_block = dw_read(dev_cfg->base, DW_STATUS_BLOCK);
|
||||
status_tfr = dw_read(dev_cfg->base, DW_STATUS_TFR);
|
||||
|
||||
/* TODO: handle errors, just clear them atm */
|
||||
status_err = dw_read(dev_cfg->base, DW_STATUS_ERR);
|
||||
if (status_err) {
|
||||
LOG_ERR("status_err = %d\n", status_err);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_ERR, status_err);
|
||||
}
|
||||
|
||||
/* clear interrupts */
|
||||
dw_write(dev_cfg->base, DW_CLEAR_BLOCK, status_block);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_TFR, status_tfr);
|
||||
|
||||
/* Dispatch callbacks for channels depending upon the bit set */
|
||||
while (status_block) {
|
||||
channel = find_lsb_set(status_block) - 1;
|
||||
status_block &= ~(1 << channel);
|
||||
chan_data = &dev_data->chan[channel];
|
||||
|
||||
if (chan_data->dma_blkcallback) {
|
||||
|
||||
/* Ensure the linked list (chan_data->lli) is
|
||||
* freed in the user callback function once
|
||||
* all the blocks are transferred.
|
||||
*/
|
||||
chan_data->dma_blkcallback(dev,
|
||||
chan_data->blkuser_data,
|
||||
channel, 0);
|
||||
}
|
||||
}
|
||||
|
||||
while (status_tfr) {
|
||||
channel = find_lsb_set(status_tfr) - 1;
|
||||
status_tfr &= ~(1 << channel);
|
||||
chan_data = &dev_data->chan[channel];
|
||||
if (chan_data->dma_tfrcallback) {
|
||||
chan_data->dma_tfrcallback(dev,
|
||||
chan_data->tfruser_data,
|
||||
channel, 0);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
int dw_dma_config(const struct device *dev, uint32_t channel,
|
||||
struct dma_config *cfg)
|
||||
{
|
||||
struct dw_dma_dev_data *const dev_data = dev->data;
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
struct dma_chan_data *chan_data;
|
||||
struct dma_block_config *cfg_blocks;
|
||||
uint32_t m_size;
|
||||
uint32_t tr_width;
|
||||
uint32_t ctrl_lo;
|
||||
|
||||
if (channel >= DW_MAX_CHAN) {
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
__ASSERT_NO_MSG(cfg->source_data_size == cfg->dest_data_size);
|
||||
__ASSERT_NO_MSG(cfg->source_burst_length == cfg->dest_burst_length);
|
||||
|
||||
if (cfg->source_data_size != BYTE && cfg->source_data_size != WORD &&
|
||||
cfg->source_data_size != DWORD) {
|
||||
LOG_ERR("Invalid 'source_data_size' value");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
cfg_blocks = cfg->head_block;
|
||||
|
||||
if ((cfg_blocks->next_block) || (cfg->block_count > 1)) {
|
||||
/*
|
||||
* return error since the application may have allocated
|
||||
* memory for the buffers that may be lost when the DMA
|
||||
* driver discards the buffers provided in the linked blocks
|
||||
*/
|
||||
LOG_ERR("block_count > 1 not supported");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
chan_data = &dev_data->chan[channel];
|
||||
|
||||
/* default channel config */
|
||||
chan_data->direction = cfg->channel_direction;
|
||||
|
||||
/* data_size = (2 ^ tr_width) */
|
||||
tr_width = find_msb_set(cfg->source_data_size) - 1;
|
||||
LOG_DBG("Ch%u: tr_width=%d", channel, tr_width);
|
||||
|
||||
/* burst_size = (2 ^ msize) */
|
||||
m_size = find_msb_set(cfg->source_burst_length) - 1;
|
||||
LOG_DBG("Ch%u: m_size=%d", channel, m_size);
|
||||
|
||||
ctrl_lo = DW_CTLL_SRC_WIDTH(tr_width) | DW_CTLL_DST_WIDTH(tr_width);
|
||||
ctrl_lo |= DW_CTLL_SRC_MSIZE(m_size) | DW_CTLL_DST_MSIZE(m_size);
|
||||
|
||||
/* enable interrupt */
|
||||
ctrl_lo |= DW_CTLL_INT_EN;
|
||||
|
||||
switch (cfg->channel_direction) {
|
||||
|
||||
case MEMORY_TO_MEMORY:
|
||||
ctrl_lo |= DW_CTLL_FC_M2M;
|
||||
ctrl_lo |= DW_CTLL_SRC_INC | DW_CTLL_DST_INC;
|
||||
break;
|
||||
|
||||
case MEMORY_TO_PERIPHERAL:
|
||||
ctrl_lo |= DW_CTLL_FC_M2P;
|
||||
ctrl_lo |= DW_CTLL_SRC_INC | DW_CTLL_DST_FIX;
|
||||
|
||||
/* Assign a hardware handshaking interface (0-15) to the
|
||||
* destination of channel
|
||||
*/
|
||||
dw_write(dev_cfg->base, DW_CFG_HIGH(channel),
|
||||
DW_CFGH_DST_PER(cfg->dma_slot));
|
||||
break;
|
||||
|
||||
case PERIPHERAL_TO_MEMORY:
|
||||
ctrl_lo |= DW_CTLL_FC_P2M;
|
||||
ctrl_lo |= DW_CTLL_SRC_FIX | DW_CTLL_DST_INC;
|
||||
|
||||
/* Assign a hardware handshaking interface (0-15) to the
|
||||
* source of channel
|
||||
*/
|
||||
dw_write(dev_cfg->base, DW_CFG_HIGH(channel),
|
||||
DW_CFGH_SRC_PER(cfg->dma_slot));
|
||||
break;
|
||||
|
||||
default:
|
||||
LOG_ERR("channel_direction %d is not supported",
|
||||
cfg->channel_direction);
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* channel needs started from scratch, so write SARn, DARn */
|
||||
dw_write(dev_cfg->base, DW_SAR(channel), cfg_blocks->source_address);
|
||||
dw_write(dev_cfg->base, DW_DAR(channel), cfg_blocks->dest_address);
|
||||
|
||||
/* Configure a callback appropriately depending on whether the
|
||||
* interrupt is requested at the end of transaction completion or
|
||||
* at the end of each block.
|
||||
*/
|
||||
if (cfg->complete_callback_en) {
|
||||
chan_data->dma_blkcallback = cfg->dma_callback;
|
||||
chan_data->blkuser_data = cfg->user_data;
|
||||
dw_write(dev_cfg->base, DW_MASK_BLOCK, INT_UNMASK(channel));
|
||||
} else {
|
||||
chan_data->dma_tfrcallback = cfg->dma_callback;
|
||||
chan_data->tfruser_data = cfg->user_data;
|
||||
dw_write(dev_cfg->base, DW_MASK_TFR, INT_UNMASK(channel));
|
||||
}
|
||||
|
||||
dw_write(dev_cfg->base, DW_MASK_ERR, INT_UNMASK(channel));
|
||||
|
||||
/* write interrupt clear registers for the channel
|
||||
* ClearTfr, ClearBlock, ClearSrcTran, ClearDstTran, ClearErr
|
||||
*/
|
||||
dw_write(dev_cfg->base, DW_CLEAR_TFR, 0x1 << channel);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_BLOCK, 0x1 << channel);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_SRC_TRAN, 0x1 << channel);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_DST_TRAN, 0x1 << channel);
|
||||
dw_write(dev_cfg->base, DW_CLEAR_ERR, 0x1 << channel);
|
||||
|
||||
/* single transfer, must set zero */
|
||||
dw_write(dev_cfg->base, DW_LLP(channel), 0);
|
||||
|
||||
/* program CTLn */
|
||||
dw_write(dev_cfg->base, DW_CTRL_LOW(channel), ctrl_lo);
|
||||
dw_write(dev_cfg->base, DW_CTRL_HIGH(channel),
|
||||
DW_CFG_CLASS(dev_data->channel_data->chan[channel].class) |
|
||||
cfg_blocks->block_size);
|
||||
|
||||
/* write channel config */
|
||||
dw_write(dev_cfg->base, DW_CFG_LOW(channel), DW_CFG_LOW_DEF);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int dw_dma_reload(const struct device *dev, uint32_t channel,
|
||||
uint32_t src, uint32_t dst, size_t size)
|
||||
{
|
||||
struct dw_dma_dev_data *const dev_data = dev->data;
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
|
||||
if (channel >= DW_MAX_CHAN) {
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
dw_write(dev_cfg->base, DW_SAR(channel), src);
|
||||
dw_write(dev_cfg->base, DW_DAR(channel), dst);
|
||||
dw_write(dev_cfg->base, DW_CTRL_HIGH(channel),
|
||||
DW_CFG_CLASS(dev_data->channel_data->chan[channel].class) |
|
||||
size);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int dw_dma_transfer_start(const struct device *dev, uint32_t channel)
|
||||
{
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
|
||||
if (channel >= DW_MAX_CHAN) {
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* enable the channel */
|
||||
dw_write(dev_cfg->base, DW_DMA_CHAN_EN, CHAN_ENABLE(channel));
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
int dw_dma_transfer_stop(const struct device *dev, uint32_t channel)
|
||||
{
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
|
||||
if (channel >= DW_MAX_CHAN) {
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* disable the channel */
|
||||
dw_write(dev_cfg->base, DW_DMA_CHAN_EN, CHAN_DISABLE(channel));
|
||||
return 0;
|
||||
}
|
||||
|
||||
void dw_dma_setup(const struct device *dev)
|
||||
{
|
||||
const struct dw_dma_dev_cfg *const dev_cfg = dev->config;
|
||||
struct dw_dma_dev_data *const dev_data = dev->data;
|
||||
struct dw_drv_plat_data *dp = dev_data->channel_data;
|
||||
int i;
|
||||
|
||||
/* we cannot config DMAC if DMAC has been already enabled by host */
|
||||
if (dw_read(dev_cfg->base, DW_DMA_CFG) != 0) {
|
||||
dw_write(dev_cfg->base, DW_DMA_CFG, 0x0);
|
||||
}
|
||||
|
||||
/* now check that it's 0 */
|
||||
for (i = DW_DMA_CFG_TRIES; i > 0; i--) {
|
||||
if (dw_read(dev_cfg->base, DW_DMA_CFG) == 0) {
|
||||
goto found;
|
||||
}
|
||||
}
|
||||
LOG_ERR("DW_DMA_CFG is non-zero\n");
|
||||
return;
|
||||
|
||||
found:
|
||||
for (i = 0; i < DW_MAX_CHAN; i++) {
|
||||
dw_read(dev_cfg->base, DW_DMA_CHAN_EN);
|
||||
}
|
||||
|
||||
/* enable the DMA controller */
|
||||
dw_write(dev_cfg->base, DW_DMA_CFG, 1);
|
||||
|
||||
/* mask all interrupts for all 8 channels */
|
||||
dw_write(dev_cfg->base, DW_MASK_TFR, INT_MASK_ALL);
|
||||
dw_write(dev_cfg->base, DW_MASK_BLOCK, INT_MASK_ALL);
|
||||
dw_write(dev_cfg->base, DW_MASK_SRC_TRAN, INT_MASK_ALL);
|
||||
dw_write(dev_cfg->base, DW_MASK_DST_TRAN, INT_MASK_ALL);
|
||||
dw_write(dev_cfg->base, DW_MASK_ERR, INT_MASK_ALL);
|
||||
|
||||
/* set channel priorities */
|
||||
for (i = 0; i < DW_MAX_CHAN; i++) {
|
||||
dw_write(dev_cfg->base, DW_CTRL_HIGH(i),
|
||||
DW_CFG_CLASS(dp->chan[i].class));
|
||||
}
|
||||
}
|
||||
|
|
@ -1,11 +1,13 @@
|
|||
/*
|
||||
* Copyright (c) 2017 Intel Corporation.
|
||||
* Copyright (c) 2022 Intel Corporation.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
||||
#ifndef ZEPHYR_DRIVERS_DMA_DMA_DW_H_
|
||||
#define ZEPHYR_DRIVERS_DMA_DMA_DW_H_
|
||||
#ifndef ZEPHYR_DRIVERS_DMA_DMA_DW_COMMON_H_
|
||||
#define ZEPHYR_DRIVERS_DMA_DMA_DW_COMMON_H_
|
||||
|
||||
#include <drivers/dma.h>
|
||||
|
||||
#ifdef __cplusplus
|
||||
extern "C" {
|
||||
|
|
@ -90,13 +92,13 @@ struct dma_chan_data {
|
|||
#define CHAN_DISABLE(chan) (0x100 << chan)
|
||||
|
||||
/* TODO: add FIFO sizes */
|
||||
struct chan_arbit_data {
|
||||
struct dw_chan_arbit_data {
|
||||
uint16_t class;
|
||||
uint16_t weight;
|
||||
};
|
||||
|
||||
struct dw_drv_plat_data {
|
||||
struct chan_arbit_data chan[DW_MAX_CHAN];
|
||||
struct dw_chan_arbit_data chan[DW_MAX_CHAN];
|
||||
};
|
||||
|
||||
/* Device run time data */
|
||||
|
|
@ -111,8 +113,22 @@ struct dw_dma_dev_cfg {
|
|||
void (*irq_config)(void);
|
||||
};
|
||||
|
||||
void dw_dma_setup(const struct device *dev);
|
||||
|
||||
int dw_dma_config(const struct device *dev, uint32_t channel,
|
||||
struct dma_config *cfg);
|
||||
|
||||
int dw_dma_reload(const struct device *dev, uint32_t channel,
|
||||
uint32_t src, uint32_t dst, size_t size);
|
||||
|
||||
int dw_dma_transfer_start(const struct device *dev, uint32_t channel);
|
||||
|
||||
int dw_dma_transfer_stop(const struct device *dev, uint32_t channel);
|
||||
|
||||
void dw_dma_isr(const struct device *dev);
|
||||
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
|
||||
#endif /* ZEPHYR_DRIVERS_DMA_DMA_DW_H_ */
|
||||
#endif /* ZEPHYR_DRIVERS_DMA_DMA_DW_COMMON_H_ */
|
||||
Loading…
Reference in New Issue