dts/andes: adjust the sizes of PLIC nodes
This commit adjusts the sizes of the two PLIC nodes AE350 defines: * `plic0` size is changed from `0x04000000` to `0x02000000` * `plic_sw` size is changed from `0x04000000` to `0x00400000` Without these change, `plic0` address space would overlap with `plic_sw`, and with other memory-mapped peripherals. Signed-off-by: Filip Kokosinski <fkokosinski@antmicro.com>
This commit is contained in:
parent
63890e2526
commit
ecf308e8de
|
@ -170,7 +170,7 @@
|
|||
#address-cells = <1>;
|
||||
#interrupt-cells = <2>;
|
||||
interrupt-controller;
|
||||
reg = <0xe4000000 0x04000000>;
|
||||
reg = <0xe4000000 0x02000000>;
|
||||
riscv,max-priority = <255>;
|
||||
riscv,ndev = <1023>;
|
||||
interrupts-extended = <&cpu0_intc 11 &cpu1_intc 11
|
||||
|
@ -184,7 +184,7 @@
|
|||
#address-cells = <1>;
|
||||
#interrupt-cells = <2>;
|
||||
interrupt-controller;
|
||||
reg = <0xe6400000 0x04000000>;
|
||||
reg = <0xe6400000 0x00400000>;
|
||||
riscv,max-priority = <255>;
|
||||
riscv,ndev = <1023>;
|
||||
interrupts-extended = <&cpu0_intc 3 &cpu1_intc 3
|
||||
|
|
Loading…
Reference in New Issue