soc: atmel: fix wait state value
The datasheet specifies that 2 wait states are required at 48 MHz. Signed-off-by: Maksim Drachov <maksim.drachov@outlook.com>
This commit is contained in:
parent
8084111e54
commit
91d3eb9107
|
@ -17,8 +17,8 @@
|
|||
|
||||
static void flash_waitstates_init(void)
|
||||
{
|
||||
/* One wait state at 48 MHz. */
|
||||
NVMCTRL->CTRLB.bit.RWS = NVMCTRL_CTRLB_RWS_HALF_Val;
|
||||
/* Two wait state at 48 MHz. */
|
||||
NVMCTRL->CTRLB.bit.RWS = NVMCTRL_CTRLB_RWS_DUAL_Val;
|
||||
}
|
||||
|
||||
static void osc48m_init(void)
|
||||
|
|
Loading…
Reference in New Issue