drivers: clock: Update the NXP Syscon driver for MCUX
Update the code for MCUXN947 I3C support Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
This commit is contained in:
parent
38f06aa4bf
commit
513ead82dd
|
@ -289,10 +289,24 @@ static int mcux_lpc_syscon_clock_control_get_subsys_rate(const struct device *de
|
|||
|
||||
#if defined(CONFIG_I3C_MCUX)
|
||||
case MCUX_I3C_CLK:
|
||||
#if CONFIG_SOC_SERIES_MCXN
|
||||
*rate = CLOCK_GetI3cClkFreq(0);
|
||||
#else
|
||||
*rate = CLOCK_GetI3cClkFreq();
|
||||
#endif
|
||||
break;
|
||||
#if (FSL_FEATURE_SOC_I3C_COUNT == 2)
|
||||
case MCUX_I3C2_CLK:
|
||||
#if CONFIG_SOC_SERIES_MCXN
|
||||
*rate = CLOCK_GetI3cClkFreq(1);
|
||||
#else
|
||||
*rate = CLOCK_GetI3cClkFreq();
|
||||
#endif
|
||||
break;
|
||||
#endif
|
||||
|
||||
#endif /* CONFIG_I3C_MCUX */
|
||||
|
||||
#if defined(CONFIG_MIPI_DSI_MCUX_2L)
|
||||
case MCUX_MIPI_DSI_DPHY_CLK:
|
||||
*rate = CLOCK_GetMipiDphyClkFreq();
|
||||
|
|
|
@ -51,6 +51,7 @@
|
|||
#define MCUX_SDIF_CLK MCUX_LPC_CLK_ID(0x05, 0x00)
|
||||
|
||||
#define MCUX_I3C_CLK MCUX_LPC_CLK_ID(0x06, 0x00)
|
||||
#define MCUX_I3C2_CLK MCUX_LPC_CLK_ID(0x06, 0x01)
|
||||
|
||||
#define MCUX_MIPI_DSI_DPHY_CLK MCUX_LPC_CLK_ID(0x07, 0x00)
|
||||
#define MCUX_MIPI_DSI_ESC_CLK MCUX_LPC_CLK_ID(0x07, 0x01)
|
||||
|
|
Loading…
Reference in New Issue