OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity

soc/sifive/sifive-freedom: enable PMP by default on 64-bit SoCs 

This commit enables PMP on 64-bit SoCs from the SiFive Freedom SoC series
by default.

This change is needed to e.g. run the Userspace Hello World demo.

Signed-off-by: Filip Kokosinski <fkokosinski@antmicro.com>
This commit is contained in:
Filip Kokosinski 2024-10-16 10:37:28 +02:00 committed by Alberto Escolar
parent f443363f16
commit 0a5b0abfcc
2 changed files with 12 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
soc/sifive/sifive_freedom/fu500/Kconfig
View File

@ -5,17 +5,21 @@
config SOC_SERIES_SIFIVE_FREEDOM_FU500 config SOC_SERIES_SIFIVE_FREEDOM_FU500
bool bool
select 64BIT
# RISC-V options # RISC-V options
select RISCV select RISCV
select RISCV_PRIVILEGED select RISCV_PRIVILEGED
select RISCV_HAS_PLIC select RISCV_HAS_PLIC
select RISCV_PMP
select RISCV_ISA_RV64I select RISCV_ISA_RV64I
select RISCV_ISA_EXT_M select RISCV_ISA_EXT_M
select RISCV_ISA_EXT_A select RISCV_ISA_EXT_A
select RISCV_ISA_EXT_C select RISCV_ISA_EXT_C
select RISCV_ISA_EXT_ZICSR select RISCV_ISA_EXT_ZICSR
select RISCV_ISA_EXT_ZIFENCEI select RISCV_ISA_EXT_ZIFENCEI
imply XIP
select SOC_EARLY_INIT_HOOK select SOC_EARLY_INIT_HOOK
select 64BIT
select INCLUDE_RESET_VECTOR select INCLUDE_RESET_VECTOR
imply XIP

8
soc/sifive/sifive_freedom/fu700/Kconfig
View File

@ -4,17 +4,21 @@
config SOC_SERIES_SIFIVE_FREEDOM_FU700 config SOC_SERIES_SIFIVE_FREEDOM_FU700
bool bool
select 64BIT
# RISC-V options # RISC-V options
select RISCV select RISCV
select RISCV_PRIVILEGED select RISCV_PRIVILEGED
select RISCV_HAS_PLIC select RISCV_HAS_PLIC
select RISCV_PMP
select RISCV_ISA_RV64I select RISCV_ISA_RV64I
select RISCV_ISA_EXT_M select RISCV_ISA_EXT_M
select RISCV_ISA_EXT_A select RISCV_ISA_EXT_A
select RISCV_ISA_EXT_C select RISCV_ISA_EXT_C
select RISCV_ISA_EXT_ZICSR select RISCV_ISA_EXT_ZICSR
select RISCV_ISA_EXT_ZIFENCEI select RISCV_ISA_EXT_ZIFENCEI
imply XIP
select SOC_EARLY_INIT_HOOK select SOC_EARLY_INIT_HOOK
select INCLUDE_RESET_VECTOR select INCLUDE_RESET_VECTOR
select 64BIT imply XIP