31 lines
731 B
C
31 lines
731 B
C
|
/*
|
||
|
|
* Copyright (c) 2021 Telink Semiconductor
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef SOC_RISCV_TELINK_B91_SOC_OFFSETS_H
|
||
|
|
#define SOC_RISCV_TELINK_B91_SOC_OFFSETS_H
|
||
|
|
|
||
|
|
#ifdef CONFIG_RISCV_SOC_OFFSETS
|
||
|
|
|
||
|
|
/* Telink B91 specific registers. */
|
||
|
|
#if defined(CONFIG_TELINK_B91_PFT_ARCH) && defined(__riscv_dsp)
|
||
|
|
#define GEN_SOC_OFFSET_SYMS() \
|
||
|
|
GEN_OFFSET_SYM(soc_esf_t, mxstatus); \
|
||
|
|
GEN_OFFSET_SYM(soc_esf_t, ucode)
|
||
|
|
|
||
|
|
#elif defined(CONFIG_TELINK_B91_PFT_ARCH)
|
||
|
|
#define GEN_SOC_OFFSET_SYMS() \
|
||
|
|
GEN_OFFSET_SYM(soc_esf_t, mxstatus)
|
||
|
|
|
||
|
|
#elif defined(__riscv_dsp)
|
||
|
|
#define GEN_SOC_OFFSET_SYMS() \
|
||
|
|
GEN_OFFSET_SYM(soc_esf_t, ucode)
|
||
|
|
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* CONFIG_RISCV_SOC_OFFSETS */
|
||
|
|
|
||
|
|
#endif /* SOC_RISCV_TELINK_B91_SOC_OFFSETS_H*/
|