2018-01-20 04:58:39 +08:00
|
|
|
/* SoC level DTS fixup file */
|
|
|
|
|
2018-01-28 07:35:40 +08:00
|
|
|
#define CONFIG_NUM_IRQ_PRIO_BITS ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
|
|
|
|
|
2018-04-11 21:19:13 +08:00
|
|
|
#define CONFIG_UART_STM32_USART_1_BASE_ADDRESS ST_STM32_USART_40013800_BASE_ADDRESS
|
|
|
|
#define CONFIG_UART_STM32_USART_1_BAUD_RATE ST_STM32_USART_40013800_CURRENT_SPEED
|
|
|
|
#define CONFIG_UART_STM32_USART_1_IRQ_PRI ST_STM32_USART_40013800_IRQ_0_PRIORITY
|
|
|
|
#define CONFIG_UART_STM32_USART_1_NAME ST_STM32_USART_40013800_LABEL
|
|
|
|
#define USART_1_IRQ ST_STM32_USART_40013800_IRQ_0
|
|
|
|
|
|
|
|
#define CONFIG_UART_STM32_USART_2_BASE_ADDRESS ST_STM32_USART_40004400_BASE_ADDRESS
|
|
|
|
#define CONFIG_UART_STM32_USART_2_BAUD_RATE ST_STM32_USART_40004400_CURRENT_SPEED
|
|
|
|
#define CONFIG_UART_STM32_USART_2_IRQ_PRI ST_STM32_USART_40004400_IRQ_0_PRIORITY
|
|
|
|
#define CONFIG_UART_STM32_USART_2_NAME ST_STM32_USART_40004400_LABEL
|
|
|
|
#define USART_2_IRQ ST_STM32_USART_40004400_IRQ_0
|
|
|
|
|
|
|
|
#define CONFIG_UART_STM32_USART_3_BASE_ADDRESS ST_STM32_USART_40004800_BASE_ADDRESS
|
|
|
|
#define CONFIG_UART_STM32_USART_3_BAUD_RATE ST_STM32_USART_40004800_CURRENT_SPEED
|
|
|
|
#define CONFIG_UART_STM32_USART_3_IRQ_PRI ST_STM32_USART_40004800_IRQ_0_PRIORITY
|
|
|
|
#define CONFIG_UART_STM32_USART_3_NAME ST_STM32_USART_40004800_LABEL
|
|
|
|
#define USART_3_IRQ ST_STM32_USART_40004800_IRQ_0
|
|
|
|
|
|
|
|
#define CONFIG_UART_STM32_UART_4_BASE_ADDRESS ST_STM32_UART_40004C00_BASE_ADDRESS
|
|
|
|
#define CONFIG_UART_STM32_UART_4_BAUD_RATE ST_STM32_UART_40004C00_CURRENT_SPEED
|
|
|
|
#define CONFIG_UART_STM32_UART_4_IRQ_PRI ST_STM32_UART_40004C00_IRQ_0_PRIORITY
|
|
|
|
#define CONFIG_UART_STM32_UART_4_NAME ST_STM32_UART_40004C00_LABEL
|
|
|
|
#define UART_4_IRQ ST_STM32_UART_40004C00_IRQ_0
|
|
|
|
|
|
|
|
#define CONFIG_UART_STM32_UART_5_BASE_ADDRESS ST_STM32_UART_40005000_BASE_ADDRESS
|
|
|
|
#define CONFIG_UART_STM32_UART_5_BAUD_RATE ST_STM32_UART_40005000_CURRENT_SPEED
|
|
|
|
#define CONFIG_UART_STM32_UART_5_IRQ_PRI ST_STM32_UART_40005000_IRQ_0_PRIORITY
|
|
|
|
#define CONFIG_UART_STM32_UART_5_NAME ST_STM32_UART_40005000_LABEL
|
|
|
|
#define UART_5_IRQ ST_STM32_UART_40005000_IRQ_0
|
2018-01-28 07:35:40 +08:00
|
|
|
|
2018-04-11 22:10:47 +08:00
|
|
|
#define CONFIG_UART_STM32_LPUART_1_BASE_ADDRESS ST_STM32_LPUART_40008000_BASE_ADDRESS
|
|
|
|
#define CONFIG_UART_STM32_LPUART_1_BAUD_RATE ST_STM32_LPUART_40008000_CURRENT_SPEED
|
|
|
|
#define CONFIG_UART_STM32_LPUART_1_IRQ_PRI ST_STM32_LPUART_40008000_IRQ_0_PRIORITY
|
|
|
|
#define CONFIG_UART_STM32_LPUART_1_NAME ST_STM32_LPUART_40008000_LABEL
|
|
|
|
#define LPUART_1_IRQ ST_STM32_LPUART_40008000_IRQ_0
|
|
|
|
|
2018-01-28 07:35:40 +08:00
|
|
|
#define CONFIG_I2C_1_BASE_ADDRESS ST_STM32_I2C_V2_40005400_BASE_ADDRESS
|
|
|
|
#define CONFIG_I2C_1_EVENT_IRQ_PRI ST_STM32_I2C_V2_40005400_IRQ_EVENT_PRIORITY
|
|
|
|
#define CONFIG_I2C_1_ERROR_IRQ_PRI ST_STM32_I2C_V2_40005400_IRQ_ERROR_PRIORITY
|
|
|
|
#define CONFIG_I2C_1_NAME ST_STM32_I2C_V2_40005400_LABEL
|
|
|
|
#define CONFIG_I2C_1_EVENT_IRQ ST_STM32_I2C_V2_40005400_IRQ_EVENT
|
|
|
|
#define CONFIG_I2C_1_ERROR_IRQ ST_STM32_I2C_V2_40005400_IRQ_ERROR
|
|
|
|
#define CONFIG_I2C_1_BITRATE ST_STM32_I2C_V2_40005400_CLOCK_FREQUENCY
|
|
|
|
|
|
|
|
#define CONFIG_I2C_2_BASE_ADDRESS ST_STM32_I2C_V2_40005800_BASE_ADDRESS
|
|
|
|
#define CONFIG_I2C_2_EVENT_IRQ_PRI ST_STM32_I2C_V2_40005800_IRQ_EVENT_PRIORITY
|
|
|
|
#define CONFIG_I2C_2_ERROR_IRQ_PRI ST_STM32_I2C_V2_40005800_IRQ_ERROR_PRIORITY
|
|
|
|
#define CONFIG_I2C_2_NAME ST_STM32_I2C_V2_40005800_LABEL
|
|
|
|
#define CONFIG_I2C_2_EVENT_IRQ ST_STM32_I2C_V2_40005800_IRQ_EVENT
|
|
|
|
#define CONFIG_I2C_2_ERROR_IRQ ST_STM32_I2C_V2_40005800_IRQ_ERROR
|
|
|
|
#define CONFIG_I2C_2_BITRATE ST_STM32_I2C_V2_40005800_CLOCK_FREQUENCY
|
|
|
|
|
2018-05-17 21:52:09 +08:00
|
|
|
#define CONFIG_I2C_4_BASE_ADDRESS ST_STM32_I2C_V2_40008400_BASE_ADDRESS
|
|
|
|
#define CONFIG_I2C_4_EVENT_IRQ_PRI ST_STM32_I2C_V2_40008400_IRQ_EVENT_PRIORITY
|
|
|
|
#define CONFIG_I2C_4_ERROR_IRQ_PRI ST_STM32_I2C_V2_40008400_IRQ_ERROR_PRIORITY
|
|
|
|
#define CONFIG_I2C_4_NAME ST_STM32_I2C_V2_40008400_LABEL
|
|
|
|
#define CONFIG_I2C_4_EVENT_IRQ ST_STM32_I2C_V2_40008400_IRQ_EVENT
|
|
|
|
#define CONFIG_I2C_4_ERROR_IRQ ST_STM32_I2C_V2_40008400_IRQ_ERROR
|
|
|
|
#define CONFIG_I2C_4_BITRATE ST_STM32_I2C_V2_40008400_CLOCK_FREQUENCY
|
|
|
|
|
2018-01-28 07:35:40 +08:00
|
|
|
#define CONFIG_SPI_1_BASE_ADDRESS ST_STM32_SPI_FIFO_40013000_BASE_ADDRESS
|
|
|
|
#define CONFIG_SPI_1_IRQ_PRI ST_STM32_SPI_FIFO_40013000_IRQ_0_PRIORITY
|
|
|
|
#define CONFIG_SPI_1_NAME ST_STM32_SPI_FIFO_40013000_LABEL
|
|
|
|
#define CONFIG_SPI_1_IRQ ST_STM32_SPI_FIFO_40013000_IRQ_0
|
|
|
|
|
2018-01-28 09:28:49 +08:00
|
|
|
#define CONFIG_SPI_2_BASE_ADDRESS ST_STM32_SPI_FIFO_40003800_BASE_ADDRESS
|
|
|
|
#define CONFIG_SPI_2_IRQ_PRI ST_STM32_SPI_FIFO_40003800_IRQ_0_PRIORITY
|
|
|
|
#define CONFIG_SPI_2_NAME ST_STM32_SPI_FIFO_40003800_LABEL
|
|
|
|
#define CONFIG_SPI_2_IRQ ST_STM32_SPI_FIFO_40003800_IRQ_0
|
|
|
|
|
2018-01-28 07:35:40 +08:00
|
|
|
#define CONFIG_SPI_3_BASE_ADDRESS ST_STM32_SPI_FIFO_40003C00_BASE_ADDRESS
|
|
|
|
#define CONFIG_SPI_3_IRQ_PRI ST_STM32_SPI_FIFO_40003C00_IRQ_0_PRIORITY
|
|
|
|
#define CONFIG_SPI_3_NAME ST_STM32_SPI_FIFO_40003C00_LABEL
|
|
|
|
#define CONFIG_SPI_3_IRQ ST_STM32_SPI_FIFO_40003C00_IRQ_0
|
|
|
|
|
2018-05-04 19:34:39 +08:00
|
|
|
#define FLASH_DEV_BASE_ADDRESS ST_STM32L4_FLASH_CONTROLLER_40022000_BASE_ADDRESS
|
2018-01-28 07:35:40 +08:00
|
|
|
#define FLASH_DEV_NAME ST_STM32L4_FLASH_CONTROLLER_40022000_LABEL
|
2018-01-20 04:58:39 +08:00
|
|
|
|
2018-05-23 18:00:54 +08:00
|
|
|
#if defined(ST_STM32_USB_40006800_BASE_ADDRESS)
|
|
|
|
#define CONFIG_USB_BASE_ADDRESS ST_STM32_USB_40006800_BASE_ADDRESS
|
|
|
|
#define CONFIG_USB_IRQ ST_STM32_USB_40006800_IRQ_USB
|
|
|
|
#define CONFIG_USB_IRQ_PRI ST_STM32_USB_40006800_IRQ_USB_PRIORITY
|
|
|
|
#define CONFIG_USB_NUM_BIDIR_ENDPOINTS ST_STM32_USB_40006800_NUM_BIDIR_ENDPOINTS
|
|
|
|
#define CONFIG_USB_RAM_SIZE ST_STM32_USB_40006800_RAM_SIZE
|
|
|
|
#endif
|
|
|
|
|
2018-05-19 04:46:02 +08:00
|
|
|
#if defined(ST_STM32_OTGFS_50000000_BASE_ADDRESS)
|
2018-04-27 14:14:59 +08:00
|
|
|
#define CONFIG_USB_BASE_ADDRESS ST_STM32_OTGFS_50000000_BASE_ADDRESS
|
|
|
|
#define CONFIG_USB_IRQ ST_STM32_OTGFS_50000000_IRQ_OTGFS
|
|
|
|
#define CONFIG_USB_IRQ_PRI ST_STM32_OTGFS_50000000_IRQ_OTGFS_PRIORITY
|
|
|
|
#define CONFIG_USB_NUM_BIDIR_ENDPOINTS ST_STM32_OTGFS_50000000_NUM_BIDIR_ENDPOINTS
|
|
|
|
#define CONFIG_USB_NUM_IN_ENDPOINTS ST_STM32_OTGFS_50000000_NUM_IN_ENDPOINTS
|
|
|
|
#define CONFIG_USB_NUM_OUT_ENDPOINTS ST_STM32_OTGFS_50000000_NUM_OUT_ENDPOINTS
|
|
|
|
#define CONFIG_USB_RAM_SIZE ST_STM32_OTGFS_50000000_RAM_SIZE
|
2018-05-19 04:46:02 +08:00
|
|
|
#endif
|
2018-04-27 14:14:59 +08:00
|
|
|
|
2018-01-20 04:58:39 +08:00
|
|
|
/* End of SoC Level DTS fixup file */
|