OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/riscv/hifive1_revb/hifive1_revb_defconfig

11 lines
241 B
Plaintext
Raw Normal View History

riscv: freedom: rename RISCV32 to RISCV This code is common to 32- and 64-bit builds. Signed-off-by: Nicolas Pitre <npitre@baylibre.com>
2019-07-19 11:05:53 +08:00
CONFIG_SOC_SERIES_RISCV_SIFIVE_FREEDOM=y
CONFIG_SOC_RISCV_SIFIVE_FREEDOM=y
boards/riscv32: Add support for the HiFive1 Rev B The HiFive1 Rev B adds the following features to the original HiFive1: - A second UART peripheral 'uart_1' - A hardware I2C peripheral 'i2c_0' - Segger J-Link OB - An ESP32-WROOM attached to the 'spi_1' peripheral bus Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-03-20 00:36:55 +08:00
CONFIG_BOARD_HIFIVE1_REVB=y
CONFIG_GPIO=y
boards: FE310-based boards: transition to pinctrl driver This commit makes the transition from the pinmux driver to the pinctrl driver. It also modifies UART, SPI and I2C drivers used in FE310-based boards to use the new pinctrl API. Signed-off-by: Filip Kokosinski <fkokosinski@antmicro.com>
2022-03-22 16:38:57 +08:00
CONFIG_PINCTRL=y
boards/riscv32: Add support for the HiFive1 Rev B The HiFive1 Rev B adds the following features to the original HiFive1: - A second UART peripheral 'uart_1' - A hardware I2C peripheral 'i2c_0' - Segger J-Link OB - An ESP32-WROOM attached to the 'spi_1' peripheral bus Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>
2019-03-20 00:36:55 +08:00
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_SIFIVE_PORT_0=y
CONFIG_UART_CONSOLE=y
riscv: Rework and cleanup Kconfig This patch is doing several things: - Core ISA and extension Kconfig symbols have now a formalized name (CONFIG_RISCV_ISA_* and CONFIG_RISCV_ISA_EXT_*) - a new Kconfig.isa file was introduced with the full set of extensions currently supported by the v2.2 spec - a new Kconfig.core file was introduced to host all the RISCV cores (currently only E31) - ISA and extensions settings are moved to SoC configuration files Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2022-05-12 18:03:47 +08:00
CONFIG_RISCV_CORE_E31=y