OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/x86/qemu_x86/qemu_x86_defconfig

27 lines
597 B
Plaintext
Raw Normal View History

qemu: Creation of QEMU specific platforms Setting up new platforms to handle emulation, and make them the only ones able to run on QEMU from the Makefile "qemu" target to avoid confusion with other platforms. We have now platform qemu_x86 and platform qemu_cortex_m3, also modification to the sanity checks to have qemu support only on those platforms Signed-off-by: Sergio Rodriguez <sergio.sf.rodriguez@intel.com> Change-Id: I9291918a1d58fea4f37750ada78234628f9a5d98 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-11-14 08:17:27 +08:00
CONFIG_X86=y
Use SoC instead of platform. Change terminology and use SoC instead of platform. An SoC provides features and default configurations available with an SoC. A board implements the SoC and adds more features and IP block specific to the board to extend the SoC functionality such as sensors and debugging features. Change-Id: I15e8d78a6d4ecd5cfb3bc25ced9ba77e5ea1122f Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-12-17 21:54:35 +08:00
CONFIG_SOC_IA32=y
kconfig: add board configurations First step for adding the new board layer. Create configurations for the various boards we support on x86 under boards with the new Kconfig variables defining them. The board selection is optional, that means you will be able to run make menuconfig and create your own .config and select any SoC. Change-Id: If08e88e9675d13f0f0501ef6750b9424b15f5dc8 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-12-13 18:54:28 +08:00
CONFIG_BOARD_QEMU_X86=y
qemu: Creation of QEMU specific platforms Setting up new platforms to handle emulation, and make them the only ones able to run on QEMU from the Makefile "qemu" target to avoid confusion with other platforms. We have now platform qemu_x86 and platform qemu_cortex_m3, also modification to the sanity checks to have qemu support only on those platforms Signed-off-by: Sergio Rodriguez <sergio.sf.rodriguez@intel.com> Change-Id: I9291918a1d58fea4f37750ada78234628f9a5d98 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-11-14 08:17:27 +08:00
CONFIG_CPU_MINUTEIA=y
CONFIG_IA32_LEGACY_IO_PORTS=y
CONFIG_HPET_TIMER=y
CONFIG_HPET_TIMER_IRQ=2
CONFIG_HPET_TIMER_LEGACY_EMULATION=y
CONFIG_HPET_TIMER_RISING_EDGE=y
CONFIG_PIC_DISABLE=y
CONFIG_LOAPIC=y
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_NS16550=y
CONFIG_UART_CONSOLE=y
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=25000000
boards: qemu: enable test random generator This should be a default option for this board which would allow us to remove it from many sample configurations that can be then used for other boards. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2017-07-01 23:11:31 +08:00
CONFIG_TEST_RANDOM_GENERATOR=y
qemu: enable MMU by default We have lots of RAM, this helps catch bugs. Enable XIP as well, this used to be turned on but was shut off for some reason. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2017-07-11 00:47:53 +08:00
CONFIG_XIP=y
CONFIG_X86_MMU=y
qemu_x86: enable HW stack protection properly CONFIG_X86_STACK_PROTECTION is now a hidden option enabled by CONFIG_HW_STACK_PROTECTION. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2017-09-12 02:49:20 +08:00
CONFIG_HW_STACK_PROTECTION=y
qemu_x86: enable userspace and app memory Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2017-09-28 05:49:44 +08:00
CONFIG_USERSPACE=y
CONFIG_APPLICATION_MEMORY=y
x86: MMU: Set PAE page tables for QEMU as default. Replacing the default paging scheme from 32-bit paging to PAE paging in QEMU. JIRA:ZEP-2511 Signed-off-by: Adithya Baglody <adithya.nagaraj.baglody@intel.com>
2017-09-18 20:16:24 +08:00
CONFIG_X86_PAE_MODE=y
qemu_x86: enable CONFIG_DEBUG_INFO Minimal performance cost and will enable runtime stack traces. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2018-03-17 04:02:37 +08:00
CONFIG_DEBUG_INFO=y
boards/qemu_x86: Enable fast scheduler options This target is already using the rbtree as part of CONFIG_USERSPACE, so it incurs no code size overhead (actually it's a little smaller) when using the scalable scheduler and waitq implementations. The change also gets us test coverage of those choices on a default CI target. Signed-off-by: Andy Ross <andrew.j.ross@intel.com>
2018-05-15 03:45:42 +08:00
CONFIG_SCHED_DUMB=n
CONFIG_WAITQ_FAST=y