2020-06-19 03:14:37 +08:00
|
|
|
# i.MX RT6XX series configuration options
|
|
|
|
|
|
|
|
|
|
# Copyright (c) 2020, NXP
|
|
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
|
|
|
|
|
if SOC_SERIES_IMX_RT6XX
|
|
|
|
|
|
|
|
|
|
config SOC_SERIES
|
|
|
|
|
default "rt6xx"
|
|
|
|
|
|
|
|
|
|
config ROM_START_OFFSET
|
|
|
|
|
default 0x1200 if NXP_IMX_RT6XX_BOOT_HEADER
|
|
|
|
|
|
|
|
|
|
config NUM_IRQS
|
|
|
|
|
default 60
|
|
|
|
|
|
2021-04-07 03:30:35 +08:00
|
|
|
config PM
|
|
|
|
|
select CODE_DATA_RELOCATION_SRAM
|
|
|
|
|
|
2021-11-09 13:35:00 +08:00
|
|
|
#
|
|
|
|
|
# The base address of the external flash comes from the FLEXSPI base
|
|
|
|
|
# address. The size of the flash is defined by what is populated and
|
|
|
|
|
# described in the board devicetree file.
|
|
|
|
|
#
|
2021-05-18 08:35:10 +08:00
|
|
|
config FLASH_BASE_ADDRESS
|
2021-11-09 13:35:00 +08:00
|
|
|
default $(dt_node_reg_addr_hex,/soc/spi@134000,1)
|
2021-05-18 08:35:10 +08:00
|
|
|
|
2021-07-09 12:37:21 +08:00
|
|
|
config ENTROPY_MCUX_TRNG
|
|
|
|
|
default y if HAS_MCUX_TRNG
|
|
|
|
|
depends on ENTROPY_GENERATOR
|
|
|
|
|
|
2021-08-20 05:07:40 +08:00
|
|
|
config ADC_MCUX_LPADC
|
|
|
|
|
default y if HAS_MCUX_LPADC
|
|
|
|
|
depends on ADC
|
|
|
|
|
|
2021-08-03 06:21:16 +08:00
|
|
|
#
|
|
|
|
|
# MBEDTLS is larger but much faster than TinyCrypt so choose wisely
|
|
|
|
|
#
|
|
|
|
|
config MBEDTLS
|
|
|
|
|
#config TINYCRYPT
|
|
|
|
|
default y if CSPRING_ENABLED
|
|
|
|
|
depends on ENTROPY_GENERATOR
|
|
|
|
|
|
|
|
|
|
if MBEDTLS
|
|
|
|
|
#
|
|
|
|
|
# MBEDTLS CTR_DRBG code path needs extra stack space for initialization than
|
|
|
|
|
# what the ztest_thread_stack defaults to.
|
|
|
|
|
#
|
|
|
|
|
config TEST_EXTRA_STACKSIZE
|
|
|
|
|
int
|
|
|
|
|
default 1024
|
|
|
|
|
endif # MBEDTLS
|
|
|
|
|
|
2020-06-19 03:14:37 +08:00
|
|
|
source "soc/arm/nxp_imx/rt6xx/Kconfig.defconfig.mimxrt6*"
|
|
|
|
|
|
|
|
|
|
endif # SOC_SERIES_MIMXRT6XX
|
