23 lines
367 B
Plaintext
23 lines
367 B
Plaintext
|
# Copyright (c) 2021 Intel Corporation
|
||
|
|
# SPDX-License-Identifier: Apache-2.0
|
||
|
|
|
||
|
|
if SOC_AGILEX
|
||
|
|
|
||
|
|
config SOC
|
||
|
|
default "intel_socfpga_agilex"
|
||
|
|
|
||
|
|
# must be >= the highest interrupt number used
|
||
|
|
# - include the UART interrupts 173 or 204
|
||
|
|
config NUM_IRQS
|
||
|
|
int
|
||
|
|
default 205
|
||
|
|
|
||
|
|
config SYS_CLOCK_HW_CYCLES_PER_SEC
|
||
|
|
int
|
||
|
|
default 25000000
|
||
|
|
|
||
|
|
config KERNEL_VM_SIZE
|
||
|
|
default 0x40000
|
||
|
|
|
||
|
|
endif
|