OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/x86/galileo/galileo_defconfig

25 lines
541 B
Plaintext
Raw Normal View History

kconfig: define architecture as a kconfig variable Do not depend on environment variables and use a kconfig variable for defining the architecture. In addition, remove the X86_32 variable, it just duplicates X86 for not good reason, at least until start supporting MCUs with 64bit. Change-Id: Ia001db81ed007e6a43f34506fed9be1345b88a4b Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-10-09 18:20:52 +08:00
CONFIG_X86=y
Use SoC instead of platform. Change terminology and use SoC instead of platform. An SoC provides features and default configurations available with an SoC. A board implements the SoC and adds more features and IP block specific to the board to extend the SoC functionality such as sensors and debugging features. Change-Id: I15e8d78a6d4ecd5cfb3bc25ced9ba77e5ea1122f Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-12-17 21:54:35 +08:00
CONFIG_SOC_QUARK_X1000=y
quark_x1000: move the X1000 into the intel_quark family Change-Id: I9d7f1bc56293458d1410b40b7e103974718cb681 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2016-09-10 06:14:46 +08:00
CONFIG_SOC_SERIES_QUARK_X1000=y
kconfig: add board configurations First step for adding the new board layer. Create configurations for the various boards we support on x86 under boards with the new Kconfig variables defining them. The board selection is optional, that means you will be able to run make menuconfig and create your own .config and select any SoC. Change-Id: If08e88e9675d13f0f0501ef6750b9424b15f5dc8 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-12-13 18:54:28 +08:00
CONFIG_BOARD_GALILEO=y
x86: Use fragments instead of a complete config This reduces the defconfig file to only those options needed for the platform. We also introduce a kernel independent config file (no micro/nano prefix) that be the default. Sanity checks depends on the nano/micro file naming, so until it is modified to support the new model, we keep the old files. Change-Id: Ife1744d88f7bf229c1da04d5b86db26678af7f6c Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-09-12 17:38:35 +08:00
CONFIG_CPU_MINUTEIA=y
Add PCI legacy bridge to Galileo configuration Galileo uses PCI legacy bridge to set up the following PCI interrupt pins to IRQ mapping: INTA -> IRQ16 INTB -> IRQ17 INTC -> IRQ18 INTD -> IRQ19 Change-Id: I8113ee16c6712f3166340d5eb0f2e0f440a37636 Signed-off-by: Dmitriy Korovkin <dmitriy.korovkin@windriver.com>
2015-09-24 05:03:52 +08:00
CONFIG_PCI_LEGACY_BRIDGE=y
x86: Use fragments instead of a complete config This reduces the defconfig file to only those options needed for the platform. We also introduce a kernel independent config file (no micro/nano prefix) that be the default. Sanity checks depends on the nano/micro file naming, so until it is modified to support the new model, we keep the old files. Change-Id: Ife1744d88f7bf229c1da04d5b86db26678af7f6c Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-09-12 17:38:35 +08:00
CONFIG_CONSOLE=y
CONFIG_SERIAL=y
serial/ns16550: refactor (again) to conform to driver model () Renames ns16550.c to uart_ns16550.c. This is to follow the driver naming convention. () Renames functions ns16550_uart_*() to uart_ns16550_*(), following driver naming convention. () UART ports initialization is moved into the driver itself. All the init code in platform config files is removed. () Adds (many) Kconfig options. These don't have to be defined in each platform's board.h anymore. () Renames CONFIG_NS16550_* to CONFIG_UART_NS16550_* () Disable NS16550 for ARC as no port is defined anyway. Change-Id: I76bbe25b9bc75eb62df81e533f84f4f63a5257b7 Signed-off-by: Daniel Leung <daniel.leung@intel.com>
2015-12-02 00:42:19 +08:00
CONFIG_UART_NS16550=y
x86: Use fragments instead of a complete config This reduces the defconfig file to only those options needed for the platform. We also introduce a kernel independent config file (no micro/nano prefix) that be the default. Sanity checks depends on the nano/micro file naming, so until it is modified to support the new model, we keep the old files. Change-Id: Ife1744d88f7bf229c1da04d5b86db26678af7f6c Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-09-12 17:38:35 +08:00
CONFIG_UART_CONSOLE=y
CONFIG_HPET_TIMER_LEVEL_LOW=y
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=25000000
remove nano/micro defconfigs, use 1 file only Do not use micro_* or nano_* defconfigs, instead maintain platform in one single defconfig and merge nano or micro support on top. Change-Id: I0d5184f37865ed8312e516e48cf5a8584a287dfe Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-10-03 22:24:57 +08:00
CONFIG_GPIO=y
CONFIG_GPIO_DW_0_IRQ_SHARED=y
CONFIG_I2C=y
CONFIG_I2C_DW=y
i2c: unify kconfig options and share them across drivers Reduces Kconfig variables by ~20 Change-Id: If39f7d49482d62417c621f98bc8c0c78df0d4139 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2016-05-07 19:53:48 +08:00
CONFIG_I2C_0=y
CONFIG_I2C_0_IRQ_SHARED=y
remove nano/micro defconfigs, use 1 file only Do not use micro_* or nano_* defconfigs, instead maintain platform in one single defconfig and merge nano or micro support on top. Change-Id: I0d5184f37865ed8312e516e48cf5a8584a287dfe Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-10-03 22:24:57 +08:00
CONFIG_GPIO_PCAL9535A=y
galileo: Use SCH GPIO driver for it's legacy bridge GPIO controller Such controller offers 2 blocks (respectivelly Core Well and Resume Well) on Quark x1000, with 2 and 6 GPIO pins to use. Change-Id: I50075f0880bef4574e9eeb1c65602082e8da647a Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
2015-11-11 18:45:39 +08:00
CONFIG_GPIO_SCH=y
CONFIG_GPIO_SCH_0=y
CONFIG_GPIO_SCH_1=y
remove nano/micro defconfigs, use 1 file only Do not use micro_* or nano_* defconfigs, instead maintain platform in one single defconfig and merge nano or micro support on top. Change-Id: I0d5184f37865ed8312e516e48cf5a8584a287dfe Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2015-10-03 22:24:57 +08:00
CONFIG_SHARED_IRQ=y
CONFIG_SHARED_IRQ_0_LEVEL_LOW=y