2019-11-01 20:45:29 +08:00
|
|
|
# TI SimpleLink CC3235SF SoC
|
|
|
|
|
|
2019-04-26 06:30:26 +08:00
|
|
|
# Copyright (c) 2019, Texas Instruments Incorporated
|
|
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
|
|
|
|
|
if SOC_CC3235SF
|
|
|
|
|
|
|
|
|
|
config SOC
|
|
|
|
|
default "cc3235sf"
|
|
|
|
|
|
|
|
|
|
config NUM_IRQS
|
|
|
|
|
# must be >= the highest interrupt number used
|
|
|
|
|
# This includes the NWP interrupt
|
|
|
|
|
default 179
|
|
|
|
|
|
|
|
|
|
config SYS_CLOCK_HW_CYCLES_PER_SEC
|
|
|
|
|
default 80000000
|
|
|
|
|
|
|
|
|
|
config TEXT_SECTION_OFFSET
|
|
|
|
|
default 0x800 if XIP
|
|
|
|
|
default 0x0 if !XIP
|
|
|
|
|
|
|
|
|
|
# Override the setting in misc/Kconfig to allow full use of SRAM:
|
|
|
|
|
config BOOTLOADER_SRAM_SIZE
|
|
|
|
|
default 0 if !XIP
|
|
|
|
|
|
|
|
|
|
if GPIO
|
|
|
|
|
|
|
|
|
|
config GPIO_CC32XX
|
|
|
|
|
default y
|
|
|
|
|
|
|
|
|
|
config GPIO_CC32XX_A0
|
|
|
|
|
default n
|
|
|
|
|
|
|
|
|
|
config GPIO_CC32XX_A1
|
|
|
|
|
default y
|
|
|
|
|
|
|
|
|
|
config GPIO_CC32XX_A2
|
|
|
|
|
default y
|
|
|
|
|
|
|
|
|
|
config GPIO_CC32XX_A3
|
|
|
|
|
default n
|
|
|
|
|
|
|
|
|
|
endif # GPIO
|
|
|
|
|
|
|
|
|
|
if !XIP
|
|
|
|
|
config FLASH_SIZE
|
|
|
|
|
default 0
|
|
|
|
|
config FLASH_BASE_ADDRESS
|
|
|
|
|
default 0
|
|
|
|
|
endif
|
|
|
|
|
|
|
|
|
|
endif # SOC_CC3235SF
|
