90 lines
2.3 KiB
C
90 lines
2.3 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2023 Google LLC
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <clock_control/clock_stm32_ll_common.h>
|
||
|
|
#include <soc.h>
|
||
|
|
|
||
|
|
#include <stm32f4xx_ll_bus.h>
|
||
|
|
#include <stm32f4xx_ll_cortex.h>
|
||
|
|
#include <stm32f4xx_ll_pwr.h>
|
||
|
|
#include <stm32f4xx.h>
|
||
|
|
|
||
|
|
#include <zephyr/drivers/clock_control/stm32_clock_control.h>
|
||
|
|
#include <zephyr/drivers/counter.h>
|
||
|
|
#include <zephyr/drivers/interrupt_controller/gic.h>
|
||
|
|
#include <zephyr/kernel.h>
|
||
|
|
#include <zephyr/logging/log.h>
|
||
|
|
#include <zephyr/pm/pm.h>
|
||
|
|
#include <zephyr/init.h>
|
||
|
|
|
||
|
|
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);
|
||
|
|
|
||
|
|
BUILD_ASSERT(DT_SAME_NODE(DT_CHOSEN(zephyr_cortex_m_idle_timer), DT_NODELABEL(rtc)),
|
||
|
|
"STM32Fx series needs RTC as an additional IDLE timer for power management");
|
||
|
|
|
||
|
|
void pm_state_set(enum pm_state state, uint8_t substate_id)
|
||
|
|
{
|
||
|
|
ARG_UNUSED(substate_id);
|
||
|
|
|
||
|
|
switch (state) {
|
||
|
|
case PM_STATE_SUSPEND_TO_IDLE:
|
||
|
|
LL_LPM_DisableEventOnPend();
|
||
|
|
LL_PWR_ClearFlag_WU();
|
||
|
|
/* According to datasheet (DS11139 Rev 8,Table 38.), wakeup with regulator in
|
||
|
|
* low-power mode takes typically 8us, max 13us more time than with the main
|
||
|
|
* regulator. We are using RTC as a wakeup source, which has a tick 62,5us.
|
||
|
|
* It means we have to add significant margin to the exit-latency anyway,
|
||
|
|
* so it is worth always using the low-power regulator.
|
||
|
|
*/
|
||
|
|
LL_PWR_SetPowerMode(LL_PWR_MODE_STOP_LPREGU);
|
||
|
|
LL_LPM_EnableDeepSleep();
|
||
|
|
|
||
|
|
k_cpu_idle();
|
||
|
|
|
||
|
|
break;
|
||
|
|
default:
|
||
|
|
LOG_DBG("Unsupported power state %u", state);
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
void pm_state_exit_post_ops(enum pm_state state, uint8_t substate_id)
|
||
|
|
{
|
||
|
|
ARG_UNUSED(substate_id);
|
||
|
|
|
||
|
|
switch (state) {
|
||
|
|
case PM_STATE_SUSPEND_TO_IDLE:
|
||
|
|
LL_LPM_DisableSleepOnExit();
|
||
|
|
LL_LPM_EnableSleep();
|
||
|
|
|
||
|
|
/* Restore the clock setup. */
|
||
|
|
stm32_clock_control_init(NULL);
|
||
|
|
break;
|
||
|
|
default:
|
||
|
|
LOG_DBG("Unsupported power substate-id %u", state);
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* System is now in active mode. Reenable interrupts which were
|
||
|
|
* disabled when OS started idling code.
|
||
|
|
*/
|
||
|
|
irq_unlock(0);
|
||
|
|
}
|
||
|
|
|
||
|
|
static int stm32_power_init(void)
|
||
|
|
{
|
||
|
|
/* Enable Power clock. It should by done by default, but make sure to
|
||
|
|
* enable it for all STM32F4x chips.
|
||
|
|
*/
|
||
|
|
LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
|
||
|
|
|
||
|
|
/* Enabling debug during STOP mode is done by the common STM32 configuration */
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
SYS_INIT(stm32_power_init, PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT);
|