OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/arc/em_starterkit/em_starterkit_em7d_defconfig

24 lines
527 B
Plaintext
Raw Normal View History

boards: em_starterkit: add EM11D and EM7D configurations Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2017-11-11 04:27:34 +08:00
CONFIG_ARC=y
arch: arc: refactor the soc part of em_starterkit The original em7d, em9d and em11d are different configurations of em_starterkit. They have the same peripherals, e.g. uart, spi, gpio , ddr. The differences of them are in arc core configurations, interrupt number assignment. So em7d, em9d and em11d can be viewed in the same SoC family or SoC series. Referring other arch's implementation, this commit merges em7d, em9d and em11d into the same SoC, named snps_emsk. This will eliminate unnecessary duplication and make it easier for future maintainment. Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
2018-04-28 10:10:15 +08:00
CONFIG_SOC_EMSK=y
CONFIG_SOC_EMSK_EM7D=y
boards: em_starterkit: add EM11D and EM7D configurations Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2017-11-11 04:27:34 +08:00
CONFIG_BOARD_EM_STARTERKIT=y
board: em_starterkit: Update the defconfig to em_starter_kit version 2.3 As em7d is supported, all configurations of em_starter_kit version 2.3 are supported. Update all the defconfig to version 2.3. Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
2017-12-01 10:32:26 +08:00
CONFIG_BOARD_EM_STARTERKIT_R23=y
boards: em_starterkit: fix the board default config Change TICKS_PER_SEC from 1000 to 100 * em_starterkit is a FPGA board with cores running at max 30 Mhz. 1000 ticks per second is a little heavy for it. * the tests/kernel/common requires 200 ticks per second at most, or the testcase will stall. disable the generation of bin file. * there is no flash in em_starterkit * there is huge gap between ICCM and DCCM which will cause the bin file too large, alomst 2GB Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
2018-03-08 02:36:09 +08:00
CONFIG_SYS_CLOCK_TICKS_PER_SEC=100
boards: em_starterkit: add EM11D and EM7D configurations Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2017-11-11 04:27:34 +08:00
CONFIG_XIP=n
boards: em_starterkit: fix the board default config Change TICKS_PER_SEC from 1000 to 100 * em_starterkit is a FPGA board with cores running at max 30 Mhz. 1000 ticks per second is a little heavy for it. * the tests/kernel/common requires 200 ticks per second at most, or the testcase will stall. disable the generation of bin file. * there is no flash in em_starterkit * there is huge gap between ICCM and DCCM which will cause the bin file too large, alomst 2GB Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
2018-03-08 02:36:09 +08:00
CONFIG_BUILD_OUTPUT_BIN=n
boards: em_starterkit: add EM11D and EM7D configurations Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2017-11-11 04:27:34 +08:00
CONFIG_PRINTK=y
CONFIG_CPU_ARCEM4=y
CONFIG_CPU_ARCV2=y
CONFIG_ARCV2_INTERRUPT_UNIT=y
CONFIG_ARCV2_TIMER=y
CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_SERIAL_HAS_DRIVER=y
CONFIG_UART_NS16550=y
CONFIG_UART_NS16550_PORT_1=y
CONFIG_UART_NS16550_PORT_0=n
CONFIG_UART_INTERRUPT_DRIVEN=y
CONFIG_GPIO=y
arch: arc: Add the intial support of memory domain Refering the ARM's implementation, the initial support of memory domain in ARC is added: * changes in MPU drivers * changes in Kconfig * codes to configure memory domain during thread swap * changes in linker script template * memory domain related macro definitions the commited codes are simply tested through samples/mpu/mem_domain_apis_test. Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
2017-12-20 16:48:45 +08:00
CONFIG_ARC_MPU_ENABLE=y