45 lines
1.0 KiB
Plaintext
45 lines
1.0 KiB
Plaintext
|
CONFIG_ARM=y
|
||
|
CONFIG_BOARD_OLIMEX_STM32_P405=y
|
||
|
CONFIG_SOC_SERIES_STM32F4X=y
|
||
|
CONFIG_SOC_STM32F405XG=y
|
||
|
# 168MHz system clock
|
||
|
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=168000000
|
||
|
CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
|
||
|
|
||
|
# Enable MPU
|
||
|
CONFIG_STM32_ARM_MPU_ENABLE=y
|
||
|
|
||
|
# enable USART2
|
||
|
CONFIG_UART_STM32_PORT_2=y
|
||
|
|
||
|
# enable pinmux
|
||
|
CONFIG_PINMUX=y
|
||
|
|
||
|
# enable GPIO ports A, B, C, D
|
||
|
CONFIG_GPIO=y
|
||
|
|
||
|
# clock configuration
|
||
|
CONFIG_CLOCK_CONTROL=y
|
||
|
|
||
|
# Clock configuration for Cube Clock control driver
|
||
|
CONFIG_CLOCK_STM32_HSE_CLOCK=8000000
|
||
|
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
|
||
|
# use HSE as PLL input
|
||
|
CONFIG_CLOCK_STM32_PLL_SRC_HSE=y
|
||
|
# produce 168MHz clock at PLL output
|
||
|
CONFIG_CLOCK_STM32_PLL_M_DIVISOR=4
|
||
|
CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER=168
|
||
|
CONFIG_CLOCK_STM32_PLL_P_DIVISOR=2
|
||
|
CONFIG_CLOCK_STM32_PLL_Q_DIVISOR=7
|
||
|
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
|
||
|
CONFIG_CLOCK_STM32_APB1_PRESCALER=4
|
||
|
CONFIG_CLOCK_STM32_APB2_PRESCALER=2
|
||
|
|
||
|
|
||
|
CONFIG_RANDOM_GENERATOR=y
|
||
|
# CONFIG_RANDOM_HAS_DRIVER is not set
|
||
|
CONFIG_RANDOM_NAME="RANDOM_0"
|
||
|
CONFIG_TEST_RANDOM_GENERATOR=y
|
||
|
CONFIG_TIMER_RANDOM_GENERATOR=y
|
||
|
|