2019-11-01 20:45:29 +08:00
|
|
|
# NXP MCR20A configuration options
|
|
|
|
|
|
2017-08-16 23:05:14 +08:00
|
|
|
# Copyright (c) 2017 PHYTEC Messtechnik GmbH
|
|
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
2017-02-03 19:59:59 +08:00
|
|
|
|
2019-11-01 21:00:09 +08:00
|
|
|
menuconfig IEEE802154_MCR20A
|
2017-02-03 19:59:59 +08:00
|
|
|
bool "NXP MCR20A Driver support"
|
|
|
|
|
depends on NETWORKING && SPI
|
|
|
|
|
|
2017-11-16 18:11:51 +08:00
|
|
|
if IEEE802154_MCR20A
|
2017-02-03 19:59:59 +08:00
|
|
|
|
2017-02-06 18:49:16 +08:00
|
|
|
config IEEE802154_MCR20A_DRV_NAME
|
2017-02-03 19:59:59 +08:00
|
|
|
string "NXP MCR20A Driver's name"
|
|
|
|
|
default "mcr20a"
|
|
|
|
|
help
|
2018-02-15 21:36:16 +08:00
|
|
|
This option sets the driver name
|
2017-02-03 19:59:59 +08:00
|
|
|
|
2017-07-22 00:51:35 +08:00
|
|
|
config MCR20A_IS_PART_OF_KW2XD_SIP
|
|
|
|
|
bool "MCR20A device is part of KW2xD SiP"
|
|
|
|
|
help
|
2018-02-15 21:36:16 +08:00
|
|
|
If this option is set, the driver does not perform a hardware
|
|
|
|
|
reset and the CLK_OUT frequency is not set, instead these settings
|
|
|
|
|
are performed during the initialization of the SoC.
|
2017-07-22 00:51:35 +08:00
|
|
|
|
2017-02-03 19:59:59 +08:00
|
|
|
choice
|
|
|
|
|
prompt "CLK_OUT frequency"
|
2017-07-22 00:51:35 +08:00
|
|
|
default MCR20A_CLK_OUT_4MHZ if MCR20A_IS_PART_OF_KW2XD_SIP
|
2017-02-03 19:59:59 +08:00
|
|
|
default MCR20A_CLK_OUT_DISABLED
|
|
|
|
|
help
|
2018-02-15 21:36:16 +08:00
|
|
|
Configuration of the MCR20A clock output pin.
|
2017-02-03 19:59:59 +08:00
|
|
|
|
|
|
|
|
config MCR20A_CLK_OUT_DISABLED
|
|
|
|
|
bool "Disabled"
|
|
|
|
|
|
|
|
|
|
config MCR20A_CLK_OUT_32MHZ
|
|
|
|
|
bool "32 MHz"
|
|
|
|
|
|
|
|
|
|
config MCR20A_CLK_OUT_16MHZ
|
|
|
|
|
bool "16 MHz"
|
|
|
|
|
|
|
|
|
|
config MCR20A_CLK_OUT_8MHZ
|
|
|
|
|
bool "8 MHz"
|
|
|
|
|
|
|
|
|
|
config MCR20A_CLK_OUT_4MHZ
|
|
|
|
|
bool "4 MHz"
|
|
|
|
|
|
|
|
|
|
config MCR20A_CLK_OUT_1MHZ
|
|
|
|
|
bool "1 MHz"
|
|
|
|
|
|
|
|
|
|
config MCR20A_CLK_OUT_250KHZ
|
|
|
|
|
bool "250 kHz"
|
|
|
|
|
|
|
|
|
|
config MCR20A_CLK_OUT_62500HZ
|
|
|
|
|
bool "62500 Hz"
|
|
|
|
|
|
|
|
|
|
config MCR20A_CLK_OUT_32768HZ
|
|
|
|
|
bool "32768 Hz"
|
|
|
|
|
|
|
|
|
|
endchoice
|
|
|
|
|
|
2017-02-06 18:49:16 +08:00
|
|
|
config IEEE802154_MCR20A_RX_STACK_SIZE
|
2017-04-25 02:30:10 +08:00
|
|
|
int "Driver's internal RX thread stack size"
|
2017-02-03 19:59:59 +08:00
|
|
|
default 800
|
|
|
|
|
help
|
2018-02-15 21:36:16 +08:00
|
|
|
This option sets the driver's stack size for its internal RX thread.
|
|
|
|
|
The default value should be sufficient, but in case it proves to be
|
|
|
|
|
a too little one, this option makes it easy to play with the size.
|
2017-02-03 19:59:59 +08:00
|
|
|
|
2017-02-06 18:49:16 +08:00
|
|
|
config IEEE802154_MCR20A_INIT_PRIO
|
2017-05-06 06:37:53 +08:00
|
|
|
int "MCR20A initialization priority"
|
2017-02-03 19:59:59 +08:00
|
|
|
default 80
|
|
|
|
|
help
|
2018-02-15 21:36:16 +08:00
|
|
|
Set the initialization priority number. Do not mess with it unless
|
|
|
|
|
you know what you are doing. Beware mcr20a requires gpio and spi to
|
|
|
|
|
be ready first (and sometime gpio should be the very first as spi
|
|
|
|
|
might need it too). And of course it has to start before the net stack.
|
2017-02-03 19:59:59 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
endif
|
