zephyr/soc/xtensa/sample_controller/dts_fixup.h

12 lines
238 B
C
Raw Normal View History

/*
* Copyright (c) 2018 Nordic Semiconductor ASA
*
* SPDX-License-Identifier: Apache-2.0
*/
/* SoC level DTS fixup file */
#define DT_CPU_CLOCK_FREQUENCY DT_SAMPLE_CONTROLLER_0_CLOCK_FREQUENCY
/* End of SoC Level DTS fixup file */