OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/arm/bbc_microbit/board.h

69 lines
1.8 KiB
C
Raw Normal View History

boards: Add support for the BBC micro:bit nRF51 board Board uses nRF51822-QFAA, with 16kB of RAM and 256kB of flash. The UART has no hardware flow control pins. Change-Id: I16ffeee15a1f5714c695dc8b38e77fb134ea7a0f Signed-off-by: Carles Cufi <carles.cufi@nordicsemi.no> Signed-off-by: Vinayak Chettimada <vinayak.kariappa.chettimada@nordicsemi.no>
2016-11-02 16:22:29 +08:00
/*
* Copyright (c) 2016 Nordic Semiconductor ASA.
*
license: Replace Apache boilerplate with SPDX tag Replace the existing Apache 2.0 boilerplate header with an SPDX tag throughout the zephyr code tree. This patch was generated via a script run over the master branch. Also updated doc/porting/application.rst that had a dependency on line numbers in a literal include. Manually updated subsys/logging/sys_log.c that had a malformed header in the original file. Also cleanup several cases that already had a SPDX tag and we either got a duplicate or missed updating. Jira: ZEP-1457 Change-Id: I6131a1d4ee0e58f5b938300c2d2fc77d2e69572c Signed-off-by: David B. Kinder <david.b.kinder@intel.com> Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2017-01-19 09:01:01 +08:00
* SPDX-License-Identifier: Apache-2.0
boards: Add support for the BBC micro:bit nRF51 board Board uses nRF51822-QFAA, with 16kB of RAM and 256kB of flash. The UART has no hardware flow control pins. Change-Id: I16ffeee15a1f5714c695dc8b38e77fb134ea7a0f Signed-off-by: Carles Cufi <carles.cufi@nordicsemi.no> Signed-off-by: Vinayak Chettimada <vinayak.kariappa.chettimada@nordicsemi.no>
2016-11-02 16:22:29 +08:00
*/
#ifndef __INC_BOARD_H
#define __INC_BOARD_H
#include <soc.h>
boards: bbc_microbit: Add button and LED definitions For the basic samples to work, button and LED definitions are required in board.h. These map the buttons and LEDs present on the board to the corresponding GPIOs they are wired into. In this particular case the LEDs are actually arranged in a 3x9 matrix, with the GPIOs wired to the rows and columns of said matrix. An upcoming patch will provide utility functions to access the matrix. Change-Id: Icce93ee6a08ae28445c6dc4a41529105ac80f14a Signed-off-by: Carles Cufi <carles.cufi@nordicsemi.no>
2016-12-09 00:12:03 +08:00
/* Push button switch 0 (BTN_A) */
#define SW0_GPIO_PIN 17
#define SW0_GPIO_NAME CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Push button switch 1 (BTN_B) */
#define SW1_GPIO_PIN 26
#define SW1_GPIO_NAME CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Row 1 */
#define LED_ROW1_GPIO_PIN 13
#define LED_ROW1_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Row 2 */
#define LED_ROW2_GPIO_PIN 14
#define LED_ROW2_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Row 3 */
#define LED_ROW3_GPIO_PIN 15
#define LED_ROW3_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Column 1 */
#define LED_COL1_GPIO_PIN 4
#define LED_COL1_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Column 2 */
#define LED_COL2_GPIO_PIN 5
#define LED_COL2_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Column 3 */
#define LED_COL3_GPIO_PIN 6
#define LED_COL3_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Column 4 */
#define LED_COL4_GPIO_PIN 7
#define LED_COL4_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Column 5 */
#define LED_COL5_GPIO_PIN 8
#define LED_COL5_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Column 6 */
#define LED_COL6_GPIO_PIN 9
#define LED_COL6_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Column 7 */
#define LED_COL7_GPIO_PIN 10
#define LED_COL7_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Column 8 */
#define LED_COL8_GPIO_PIN 11
#define LED_COL8_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
/* Onboard GREEN LED Column 9 */
#define LED_COL9_GPIO_PIN 12
#define LED_COL9_GPIO_PORT CONFIG_GPIO_NRF5_P0_DEV_NAME
boards: Add support for the BBC micro:bit nRF51 board Board uses nRF51822-QFAA, with 16kB of RAM and 256kB of flash. The UART has no hardware flow control pins. Change-Id: I16ffeee15a1f5714c695dc8b38e77fb134ea7a0f Signed-off-by: Carles Cufi <carles.cufi@nordicsemi.no> Signed-off-by: Vinayak Chettimada <vinayak.kariappa.chettimada@nordicsemi.no>
2016-11-02 16:22:29 +08:00
#endif /* __INC_BOARD_H */