OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/drivers/pwm/Kconfig.nxp_s32_emios

13 lines
321 B
Plaintext
Raw Normal View History

drivers: pwm: introduce PWM driver for NXP S32 EMIOS This introduces PWM driver with supporting PWM output APIs based on NXP S32 EMIOS peripheral. This supports three mode: OPWFMB, OPWMCB and OPWMB. OPWFMB uses internal counter, the new period and duty cycle takes effect immediately. OPWMCB and OPWMB use external counter as timebase, changing PWM period at runtime will impact to all channels share the same timebase. Also the new period and duty cycle take effect in next period boundary of the timebase Signed-off-by: Dat Nguyen Duy <dat.nguyenduy@nxp.com>
2023-06-19 17:33:09 +08:00
# Copyright 2023 NXP
# SPDX-License-Identifier: Apache-2.0
config PWM_NXP_S32_EMIOS
bool "NXP S32 PWM-eMIOS driver"
default y
depends on DT_HAS_NXP_S32_EMIOS_PWM_ENABLED
select NXP_S32_EMIOS
drivers: select nocache only when supported NOCACHE_MEMORY depends on ARCH_HAS_NOCACHE_MEMORY_SUPPORT, so don't try to select the symbol if not supported. Signed-off-by: Manuel Argüelles <manuel.arguelles@nxp.com>
2023-09-26 12:31:13 +08:00
select NOCACHE_MEMORY if ARCH_HAS_NOCACHE_MEMORY_SUPPORT
boards: nxp: Removing CONFIG_PINCTRL from the boards defconfig The Drivers using Pinctrl should be turning Pinctrl on this should not be the responsibility of the board. This commit removes CONFIG_PINCTRL from the boards side for nxp boards. Signed-off-by: Emilio Benavente <emilio.benavente@nxp.com>
2024-09-25 21:02:41 +08:00
select PINCTRL
drivers: pwm: introduce PWM driver for NXP S32 EMIOS This introduces PWM driver with supporting PWM output APIs based on NXP S32 EMIOS peripheral. This supports three mode: OPWFMB, OPWMCB and OPWMB. OPWFMB uses internal counter, the new period and duty cycle takes effect immediately. OPWMCB and OPWMB use external counter as timebase, changing PWM period at runtime will impact to all channels share the same timebase. Also the new period and duty cycle take effect in next period boundary of the timebase Signed-off-by: Dat Nguyen Duy <dat.nguyenduy@nxp.com>
2023-06-19 17:33:09 +08:00
help
Enable support for the NXP S32 PWM-eMIOS.