2015-04-11 07:44:37 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2010-2015, Wind River Systems, Inc.
|
|
|
|
*
|
2017-01-19 09:01:01 +08:00
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
2015-04-11 07:44:37 +08:00
|
|
|
*/
|
|
|
|
|
2015-12-04 23:09:39 +08:00
|
|
|
/**
|
|
|
|
* @file
|
|
|
|
* @brief Board configuration macros for the ia32 platform
|
|
|
|
*
|
2015-10-21 00:42:33 +08:00
|
|
|
* This header file is used to specify and describe board-level aspects for
|
|
|
|
* the 'ia32' platform.
|
2015-07-02 05:22:39 +08:00
|
|
|
*/
|
2015-04-11 07:44:37 +08:00
|
|
|
|
2015-12-17 21:54:35 +08:00
|
|
|
#ifndef __SOC_H_
|
|
|
|
#define __SOC_H_
|
2015-04-11 07:44:37 +08:00
|
|
|
|
2019-06-26 22:33:55 +08:00
|
|
|
#include <sys/util.h>
|
2015-04-11 07:44:37 +08:00
|
|
|
|
|
|
|
#ifndef _ASMLANGUAGE
|
2015-08-06 03:13:36 +08:00
|
|
|
#include <device.h>
|
2017-10-14 06:45:02 +08:00
|
|
|
#include <random/rand32.h>
|
2015-04-11 07:44:37 +08:00
|
|
|
#endif
|
|
|
|
|
2016-03-30 02:01:11 +08:00
|
|
|
/*
|
|
|
|
* UART
|
|
|
|
*/
|
|
|
|
#define UART_NS16550_ACCESS_IOPORT
|
|
|
|
|
2016-01-29 03:51:47 +08:00
|
|
|
#define INT_VEC_IRQ0 0x20 /* Vector number for IRQ0 */
|
|
|
|
/* PCI definitions */
|
2016-02-06 12:48:35 +08:00
|
|
|
#define PCI_BUS_NUMBERS 1
|
2016-01-29 03:51:47 +08:00
|
|
|
|
|
|
|
#define PCI_CTRL_ADDR_REG 0xCF8
|
|
|
|
#define PCI_CTRL_DATA_REG 0xCFC
|
|
|
|
|
|
|
|
#define PCI_INTA 1
|
|
|
|
#define PCI_INTB 2
|
|
|
|
#define PCI_INTC 3
|
|
|
|
#define PCI_INTD 4
|
|
|
|
|
|
|
|
/**
|
|
|
|
*
|
|
|
|
* @brief Convert PCI interrupt PIN to IRQ
|
|
|
|
*
|
2016-02-06 12:48:35 +08:00
|
|
|
* This file is only used by QEMU, which emulates the i440fx chipset.
|
|
|
|
* INTx are mapped to IRQs 10 and 11 after being swizzled.
|
2016-01-29 03:51:47 +08:00
|
|
|
*
|
|
|
|
* @return IRQ number, -1 if the result is incorrect
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
static inline int pci_pin2irq(int bus, int dev, int pin)
|
|
|
|
{
|
2016-12-11 14:20:19 +08:00
|
|
|
ARG_UNUSED(bus);
|
|
|
|
|
2016-01-29 03:51:47 +08:00
|
|
|
if ((pin < PCI_INTA) || (pin > PCI_INTD))
|
|
|
|
return -1;
|
2016-02-06 12:48:35 +08:00
|
|
|
return 10 + (((pin + dev - 1) >> 1) & 1);
|
2016-01-29 03:51:47 +08:00
|
|
|
}
|
2015-04-11 07:44:37 +08:00
|
|
|
|
2015-12-17 21:54:35 +08:00
|
|
|
#endif /* __SOC_H_ */
|