OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/tests/benchmarks/timing_info/prj.conf

9 lines
207 B
Plaintext
Raw Normal View History

tests: add CONFIG_TEST for marking tests Mark tests with CONFIG_TEST to allow for test specific setup and configuration. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2018-01-07 05:15:53 +08:00
CONFIG_TEST=y
test: benchmarking: Timing metrics for the kernel JIRA: ZEP-1822, ZEP-1823, ZEP-1825 Signed-off-by: Adithya Baglody <adithya.nagaraj.baglody@intel.com>
2017-05-03 15:41:51 +08:00
CONFIG_EXECUTION_BENCHMARKING=y
CONFIG_TEST_RANDOM_GENERATOR=y
CONFIG_HEAP_MEM_POOL_SIZE=256
tests: benchmarks: force assertions off These would interfere with size/footprint data. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2018-05-25 04:12:33 +08:00
CONFIG_MAIN_STACK_SIZE=2048
CONFIG_FORCE_NO_ASSERT=y
benchmarks: timing_info: Disable userspace for benchmarks Disable userspace for benchmarks because it changes the KPI numbers. It will be re-enabled once the required code is in place. Signed-off-by: Adithya Baglody <adithya.nagaraj.baglody@intel.com>
2018-05-31 13:09:25 +08:00
CONFIG_TEST_HW_STACK_PROTECTION=n
tests: Mass SMP disablement on non-SMP-safe tests (Chunk 1 of 3 - this patch was split across pull requests to address CI build time limitations) Zephyr has always been a uniprocessor system, and its kernel tests are rife with assumptions and outright dependence on single-CPU operation (for example: "low priority threads will never run until this high priority thread blocks" -- not true if there's another processor to run it!) About 1/3 of our tests fail right now on x86_64 when dual processor operation is made default. Most of those can probably be recovered on a case-by-case basis with simple changes (and a few of them might represent real bugs in SMP!), but for now let's make sure the full test suite passes by turning the second CPU off. There's still plenty of SMP coverage in the remaining cases. Signed-off-by: Andy Ross <andrew.j.ross@intel.com>
2019-02-23 03:45:23 +08:00
CONFIG_SMP=n