2019-04-06 21:08:09 +08:00
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
|
2017-10-12 20:02:36 +08:00
|
|
|
CONFIG_ARM=y
|
|
|
|
|
CONFIG_BOARD_STM32F411E_DISCO=y
|
|
|
|
|
CONFIG_SOC_SERIES_STM32F4X=y
|
|
|
|
|
CONFIG_SOC_STM32F411XE=y
|
|
|
|
|
# 100MHz system clock (highest value to get a precise USB clock should be 96MHz)
|
|
|
|
|
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=100000000
|
|
|
|
|
CONFIG_SYS_CLOCK_TICKS_PER_SEC=1000
|
|
|
|
|
|
|
|
|
|
# Enable MPU
|
2018-08-09 18:01:21 +08:00
|
|
|
CONFIG_ARM_MPU=y
|
2017-10-12 20:02:36 +08:00
|
|
|
|
|
|
|
|
# Serial Drivers
|
|
|
|
|
CONFIG_SERIAL=y
|
|
|
|
|
CONFIG_UART_INTERRUPT_DRIVEN=y
|
|
|
|
|
CONFIG_CONSOLE=y
|
|
|
|
|
CONFIG_UART_CONSOLE=y
|
|
|
|
|
|
|
|
|
|
# enable pinmux
|
|
|
|
|
CONFIG_PINMUX=y
|
|
|
|
|
|
2017-12-29 02:11:11 +08:00
|
|
|
# enable GPIO
|
2017-10-12 20:02:36 +08:00
|
|
|
CONFIG_GPIO=y
|
|
|
|
|
|
|
|
|
|
# clock configuration
|
|
|
|
|
CONFIG_CLOCK_CONTROL=y
|
|
|
|
|
# SYSCLK selection
|
|
|
|
|
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
|
|
|
|
|
# HSE configuration
|
|
|
|
|
CONFIG_CLOCK_STM32_HSE_CLOCK=8000000
|
|
|
|
|
# use HSE as PLL input
|
|
|
|
|
CONFIG_CLOCK_STM32_PLL_SRC_HSE=y
|
|
|
|
|
# produce 100MHz clock at PLL output
|
|
|
|
|
CONFIG_CLOCK_STM32_PLL_M_DIVISOR=4
|
|
|
|
|
CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER=100
|
|
|
|
|
CONFIG_CLOCK_STM32_PLL_P_DIVISOR=2
|
|
|
|
|
CONFIG_CLOCK_STM32_PLL_Q_DIVISOR=8
|
|
|
|
|
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
|
|
|
|
|
CONFIG_CLOCK_STM32_APB1_PRESCALER=2
|
|
|
|
|
CONFIG_CLOCK_STM32_APB2_PRESCALER=1
|
