OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/dts/arm/nordic/nrf5340_cpunet_qkaa.dtsi

31 lines
464 B
Plaintext
Raw Normal View History

dts: arm: nordic: nRF5340 Network MCU DTS structure Adding nRF5340 Network MCU (CPU NET) .dtsi headers Signed-off-by: Gaute Gamnes <gaute.gamnes@nordicsemi.no>
2019-08-02 17:21:36 +08:00
/*
dts: arm: nordic: fix compatible strings for nRF5340 MCUs We need to use CPUAPP and CPUNET instead of CPU0 and CPU1 terminology, because those terms are the ones used throughout the DeviceTree definitions for nRF5340 SoC. Signed-off-by: Ioannis Glaropoulos <Ioannis.Glaropoulos@nordicsemi.no>
2020-06-11 01:49:50 +08:00
* Copyright (c) 2019 - 2020 Nordic Semiconductor ASA
dts: arm: nordic: nRF5340 Network MCU DTS structure Adding nRF5340 Network MCU (CPU NET) .dtsi headers Signed-off-by: Gaute Gamnes <gaute.gamnes@nordicsemi.no>
2019-08-02 17:21:36 +08:00
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <mem.h>
#include <nordic/nrf5340_cpunet.dtsi>
&flash1 {
reg = <0x01000000 DT_SIZE_K(256)>;
};
dts/arm/nordic: made sram node visible for each nrf5340 cpus Made sram0 visible for NETWORK core target. The core might access sram0 as shared region might be defined inside it. Made sram1 visible for APPLICATION core target for keeping consistence. Signed-off-by: Andrzej Puzdrowski <andrzej.puzdrowski@nordicsemi.no>
2020-11-16 21:24:00 +08:00
&sram0 {
reg = <0x20000000 DT_SIZE_K(512)>;
};
dts: arm: nordic: nRF5340 Network MCU DTS structure Adding nRF5340 Network MCU (CPU NET) .dtsi headers Signed-off-by: Gaute Gamnes <gaute.gamnes@nordicsemi.no>
2019-08-02 17:21:36 +08:00
&sram1 {
reg = <0x21000000 DT_SIZE_K(64)>;
};
dts: nordic: nrf5340_cpunet: fix number of MPU regions on Network MCU In the SoC that comes on the nRF5340 DK the number of MPU regions in the nRF5340 Network MCU is 8, instead of 16. We fix this in DTS by introducing different .dtsi headers for the different SoC part variants: the nrf340 Engineering A (first SoC revision, present in the nRF5340 PDK) and the nrf5340 (second SoC revision, present on nRF5340 DK). Signed-off-by: Ioannis Glaropoulos <Ioannis.Glaropoulos@nordicsemi.no>
2020-08-24 20:11:07 +08:00
&mpu {
arm,num-mpu-regions = <8>;
};
dts: arm: nordic: nRF5340 Network MCU DTS structure Adding nRF5340 Network MCU (CPU NET) .dtsi headers Signed-off-by: Gaute Gamnes <gaute.gamnes@nordicsemi.no>
2019-08-02 17:21:36 +08:00
/ {
soc {
dts: arm: nordic: fix compatible strings for nRF5340 MCUs We need to use CPUAPP and CPUNET instead of CPU0 and CPU1 terminology, because those terms are the ones used throughout the DeviceTree definitions for nRF5340 SoC. Signed-off-by: Ioannis Glaropoulos <Ioannis.Glaropoulos@nordicsemi.no>
2020-06-11 01:49:50 +08:00
compatible = "nordic,nRF5340-CPUNET-QKAA", "nordic,nRF5340-CPUNET", "nordic,nRF53", "simple-bus";
dts: arm: nordic: nRF5340 Network MCU DTS structure Adding nRF5340 Network MCU (CPU NET) .dtsi headers Signed-off-by: Gaute Gamnes <gaute.gamnes@nordicsemi.no>
2019-08-02 17:21:36 +08:00
};
};