2019-03-28 21:50:13 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2018 - 2019 Antmicro <www.antmicro.com>
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
|
|
|
|
#include <riscv32-litex-vexriscv.dtsi>
|
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "LiteX VexRiscV";
|
|
|
|
compatible = "litex,vexriscv";
|
|
|
|
chosen {
|
|
|
|
zephyr,console = &uart0;
|
|
|
|
zephyr,shell-uart = &uart0;
|
|
|
|
zephyr,timer = &timer0;
|
|
|
|
zephyr,sram = &ram0;
|
|
|
|
};
|
|
|
|
|
|
|
|
ram0: memory@40000000 {
|
|
|
|
device_type = "memory";
|
|
|
|
compatible = "mmio-sram";
|
|
|
|
reg = <0x40000000 0x10000000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart0 {
|
2019-06-15 01:31:16 +08:00
|
|
|
status = "okay";
|
2019-03-28 21:50:13 +08:00
|
|
|
current-speed = <115200>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&timer0 {
|
2019-06-15 01:31:16 +08:00
|
|
|
status = "okay";
|
2019-03-28 21:50:13 +08:00
|
|
|
};
|
2019-07-10 13:58:12 +08:00
|
|
|
|
|
|
|
ð0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
2019-09-11 22:17:04 +08:00
|
|
|
|
|
|
|
&dna0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
2019-09-11 21:47:51 +08:00
|
|
|
|
|
|
|
&spi0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
2019-08-14 17:37:25 +08:00
|
|
|
|
|
|
|
&prbs0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|