2017-05-05 01:27:27 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2017 Justin Watson
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <arm/armv7-m.dtsi>
|
|
|
|
|
|
|
|
/ {
|
|
|
|
cpus {
|
2017-07-16 02:57:32 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
2017-05-05 01:27:27 +08:00
|
|
|
cpu@0 {
|
2017-07-16 02:57:32 +08:00
|
|
|
device_type = "cpu";
|
2017-05-05 01:27:27 +08:00
|
|
|
compatible = "arm,cortex-m4";
|
2017-07-16 02:57:32 +08:00
|
|
|
reg = <0>;
|
2017-05-05 01:27:27 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2017-07-21 20:43:01 +08:00
|
|
|
sram0: memory@20100000 {
|
2017-07-21 23:57:58 +08:00
|
|
|
device_type = "memory";
|
2017-07-20 20:59:29 +08:00
|
|
|
compatible = "mmio-sram";
|
2017-05-05 01:27:27 +08:00
|
|
|
reg = <0x20100000 0x20000>;
|
|
|
|
};
|
|
|
|
|
2017-07-21 20:43:01 +08:00
|
|
|
flash0: flash@400000 {
|
2017-05-05 01:27:27 +08:00
|
|
|
reg = <0x00400000 0x100000>;
|
|
|
|
};
|
2017-06-30 07:44:38 +08:00
|
|
|
|
|
|
|
soc {
|
|
|
|
uart0: uart@400E0600 {
|
|
|
|
compatible = "atmel,sam-uart";
|
|
|
|
reg = <0x400E0600 0x200>;
|
|
|
|
interrupts = <8 0>;
|
|
|
|
status = "disabled";
|
|
|
|
label = "UART_0";
|
|
|
|
};
|
|
|
|
|
|
|
|
uart1: uart@400E0800 {
|
|
|
|
compatible = "atmel,sam-uart";
|
|
|
|
reg = <0x400E0800 0x200>;
|
|
|
|
interrupts = <9 0>;
|
|
|
|
status = "disabled";
|
|
|
|
label = "UART_1";
|
|
|
|
};
|
|
|
|
|
|
|
|
usart0: usart@40024000 {
|
|
|
|
compatible = "atmel,sam-usart";
|
|
|
|
reg = <0x40024000 0x130>;
|
|
|
|
interrupts = <14 0>;
|
|
|
|
status = "disabled";
|
|
|
|
label = "USART_0";
|
|
|
|
};
|
|
|
|
|
|
|
|
usart1: usart@40028000 {
|
|
|
|
compatible = "atmel,sam-usart";
|
|
|
|
reg = <0x40028000 0x130>;
|
|
|
|
interrupts = <15 0>;
|
|
|
|
status = "disabled";
|
|
|
|
label = "USART_1";
|
|
|
|
};
|
|
|
|
};
|
2017-05-05 01:27:27 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
&nvic {
|
2017-06-17 19:17:34 +08:00
|
|
|
arm,num-irq-priority-bits = <4>;
|
2017-05-05 01:27:27 +08:00
|
|
|
};
|