OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/altera_max10/altera_max10_defconfig

14 lines
272 B
Plaintext
Raw Normal View History

nios2: basic build, non-functional Basic build framework for Nios2. Everything is stubbed out, we just want to have a build going so that we can start to parallelize implementation tasks. This patch is not intended to be functional, but should be able to produce a binary for all the nanokernel-based sanity checks. Change-Id: I12dd8ca4a2273f7662bee46175822c9bbd99202a Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2016-04-22 05:47:09 +08:00
CONFIG_NIOS2=y
altera_max10: use Nios II/f core Has extra debug capabilities and the board has sufficient space for it. Change-Id: I638c665e766f1a41dc5db89fcf8b8c0d44912789 Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2016-06-18 00:15:52 +08:00
CONFIG_SOC_NIOS2F_ZEPHYR=y
nios2: basic build, non-functional Basic build framework for Nios2. Everything is stubbed out, we just want to have a build going so that we can start to parallelize implementation tasks. This patch is not intended to be functional, but should be able to produce a binary for all the nanokernel-based sanity checks. Change-Id: I12dd8ca4a2273f7662bee46175822c9bbd99202a Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2016-04-22 05:47:09 +08:00
CONFIG_BOARD_ALTERA_MAX10=y
altera_max10: enable RAM console Change-Id: I6da3062c4944e6cc29c58b67c1cba91a99445165 Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2016-04-29 05:01:38 +08:00
CONFIG_CONSOLE=y
CONFIG_PRINTK=y
altera_max10: use JTAG UART for console Attached PCs can read these messages with the 'nios2-terminal' application. Change-Id: I44942c8feaf3901adb410269460787cf2a8b6a4a Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2016-06-21 05:38:09 +08:00
CONFIG_SERIAL=y
CONFIG_UART_ALTERA_JTAG=y
CONFIG_UART_CONSOLE=y
CONFIG_UART_CONSOLE_ON_DEV_NAME="jtag_uart0"
altera_max10: support 'make flash' and 'make debug' For both of these, we send the .elf binary over the JTAG and it gets written directly into SRAM. The CPU boots the image from the entry point (__start). This does not provision the kernel onto device's User Flash Memory (UFM). Implementation of this is still in progress see ZEP-273. Change-Id: Iae8188a21e4a3eecfda0f4f0bb220c0607d719cb Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2016-07-12 04:16:24 +08:00
# FIXME ZEP-273
CONFIG_XIP=n
CONFIG_INCLUDE_RESET_VECTOR=n