OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/drivers/gpio/Makefile

14 lines
501 B
Makefile
Raw Normal View History

gpio: Add driver for Synopsys DesignWare GPIO devices [DL: captilize commit message title; fixed some whitespaces; changed the __initconfig_gpio_* from level 0 to level 1, which is the level of pure_init; and added include path to board.h; ] Change-Id: I7eea6a6ca9e4b7cf8d1ccabb57f07f786da93ef0 Signed-off-by: Dirk Brandewie <dirk.j.brandewie@intel.com> Signed-off-by: Daniel Leung <daniel.leung@intel.com>
2015-07-21 23:12:17 +08:00
ccflags-y +=-I$(srctree)/drivers
gpio: rename files The naming convention used in the source is for there to be an _ and not a - in the file. Fixing GPIO to be consistent with the os naming conventions. Change-Id: Ifc4356c14b52e2cc2411a7445b44c7cb57d2765c Signed-off-by: Dan Kalowsky <daniel.kalowsky@intel.com>
2015-10-16 01:54:35 +08:00
obj-$(CONFIG_GPIO_DW) += gpio_dw.o
obj-$(CONFIG_GPIO_PCAL9535A) += gpio_pcal9535a.o
gpio: Add a driver for Intel's SCH controller Such controller is found in legacy bridge on Intel's platforms. Such as Poulsbo or Quark x1000. Change-Id: I30f205f1e73aaa680092e92717fdacbb74046fa3 Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
2015-11-11 18:43:15 +08:00
obj-$(CONFIG_GPIO_SCH) += gpio_sch.o
gpio: Add QMSI-based implementation Introduce the GPIO QMSI-based implementation. This is basically a shim layer that implement's Zephyr's GPIO APIs on top of QMSI drivers. This is an alternative driver that conflicts with the previous GPIO_DW implementation. In order to enable it you must set: - CONFIG_GPIO=n - CONFIG_GPIO_QMSI=y - CONFIG_GPIO_0=y - CONFIG_QMSI_DRIVERS=y - CONFIG_QMSI_INTALL_PATH="PATH_TO_QMSI" Note that this driver currently only supports one controller instance, GPIO_0. It is implemented this way due to a limitation from the current version of QMSI. QMSI versions later than 1.0 doesn't have this limitation. Missing: - support multiple controller instances (gpio_0, gpio_1, etc); - enable level triggered interrupts in sync with system clock, through setting INT_CLOCK_SYNC properly. Change-Id: Ib61b153dae9741806a9a31d7dc1f82b96d000fbe Signed-off-by: Jesus Sanchez-Palencia <jesus.sanchez-palencia@intel.com> Signed-off-by: Anas Nashif <anas.nashif@intel.com> Signed-off-by: Vinicius Costa Gomes <vinicius.gomes@intel.com>
2015-11-27 21:24:36 +08:00
obj-$(CONFIG_GPIO_QMSI) += gpio_qmsi.o
gpio: quark se: Add QMSI 1.1-based GPIO shim driver Add QMSI 1.1 based GPIO sub-driver for sensor system. Origin: Original Change-Id: Ida5565a5911eb55651a11a4ac0b240c624f8e1ca Signed-off-by: Baohong Liu <baohong.liu@intel.com> Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2016-04-19 09:17:22 +08:00
obj-$(CONFIG_GPIO_QMSI_SS) += gpio_qmsi_ss.o
gpio: add driver for Atmel SAM3 PIO controllers The PIO controllers on Atmel SAM3 family processors can be used for GPIOs, so this is the driver. Change-Id: I3d5712f3a0a71025b820ca1c08dd767ee1e136d8 Signed-off-by: Daniel Leung <daniel.leung@intel.com>
2016-01-30 05:51:57 +08:00
obj-$(CONFIG_GPIO_ATMEL_SAM3) += gpio_atmel_sam3.o
gpio: Introduce new mcux gpio driver Adds a new mcux gpio driver that can be used for k64 and other Kinetis SoCs. This driver uses mcux CMSIS register accesses to the GPIO and PORT modules. Some of the logic from the k64 gpio driver was reused and refactored (mainly flag parsing and callback handling). Jira: ZEP-1394 Change-Id: If5e9390861c181ec555dce6569b14debb729526a Signed-off-by: Maureen Helm <maureen.helm@nxp.com>
2016-12-13 00:50:56 +08:00
obj-$(CONFIG_GPIO_MCUX) += gpio_mcux.o
gpio/stm32: add common driver for STM32 GPIO The driver implements a GPIO device interface for STM32 MCUs. Each SoC must provide implementation of the follwoing calls: stm32_gpio_flags_to_conf(), stm32_gpio_configure(), stm32_gpio_set(). Consult gpio_stm32.h header for details on semantics of these calls. The driver registers 5 devices, each corresponding to a single GPIO port. The users can then access individual pins by using values 0-15. Change-Id: Id236b5b75c9dd091018a50a7be3501c8591cd551 Origin: Original Signed-off-by: Maciej Borzecki <maciek.borzecki@gmail.com>
2016-03-03 22:33:26 +08:00
obj-$(CONFIG_GPIO_STM32) += gpio_stm32.o
drivers: Add basic GPIO and UART support for nRF52 Add basic support for the Nordic Semiconductor's nRF52832 (nRF52 series) GPIO and UART. JIRA: ZEP-377 Change-Id: Ie3613956bae57829e26cb1cc20d3f740b5371f65 Signed-off-by: Glenn Ruben Bakke <glenn.ruben.bakke@nordicsemi.no> Signed-off-by: Vinayak Kariappa Chettimada <vinayak.kariappa.chettimada@nordicsemi.no> Signed-off-by: Håkon Alseth <haakon.alseth@nordicsemi.no> Signed-off-by: Carles Cufi <carles.cufi@nordicsemi.no>
2016-05-18 22:49:04 +08:00
obj-$(CONFIG_GPIO_NRF5) += gpio_nrf5.o
gpio: Add ARM CMSDK (Cortex-M System Design Kit) AHB GPIO driver The driver is currently used only by the ARM Beetle platform. Jira: ZEP-1245 Change-Id: I6611edd7486a3c6d82d66a9a96c5d4860dad1539 Signed-off-by: Vincenzo Frascino <vincenzo.frascino@linaro.org> Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2016-09-12 22:55:40 +08:00
obj-$(CONFIG_GPIO_CMSDK_AHB) += gpio_cmsdk_ahb.o
cc3200: Add a GPIO driver for the TI CC3200 LaunchXL The pinmux configuration is done during board initialization. This was validated using the following Zephyr apps: - samples/basic/blinky - samples/basic/disco - samples/basic/button All 4 GPIO ports are supported. Change-Id: If8599a23c1d56cfd678a6e2e5339f7e093c6061a Signed-off-by: Gil Pitney <gil.pitney@linaro.org>
2016-11-24 07:47:20 +08:00
obj-$(CONFIG_GPIO_CC32XX) += gpio_cc32xx.o