zephyr/boards/arm/v2m_musca_b1/v2m_musca_b1_nonsecure.dts

58 lines
856 B
Plaintext
Raw Normal View History

/*
* Copyright (c) 2019 Linaro Limited
*
* SPDX-License-Identifier: Apache-2.0
*/
/dts-v1/;
#include <arm/armv8-m.dtsi>
/ {
compatible = "arm,v2m-musca";
#address-cells = <1>;
#size-cells = <1>;
chosen {
zephyr,console = &uart1;
zephyr,sram = &sram0;
zephyr,flash = &flash0;
zephyr,shell-uart = &uart1;
};
cpus {
#address-cells = <1>;
#size-cells = <0>;
cpu@0 {
device_type = "cpu";
compatible = "arm,cortex-m33";
reg = <0>;
};
};
flash0: flash@30400 {
/* QSPI flash */
reg = <0x00030400 0x8000>;
};
sram0: memory@20070000 {
compatible = "mmio-sram";
reg = <0x20070000 0x10000>;
};
soc {
peripheral@40000000 {
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x0 0x40000000 0x10000000>;
#include "v2m_musca_b1-common.dtsi"
};
};
};
&nvic {
arm,num-irq-priority-bits = <3>;
};