47 lines
1.2 KiB
C
47 lines
1.2 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries.
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _MEC_TFDP_H
|
||
|
|
#define _MEC_TFDP_H
|
||
|
|
|
||
|
|
#include <stdint.h>
|
||
|
|
#include <stddef.h>
|
||
|
|
|
||
|
|
#define MCHP_TFDP_CTRL_REG_MASK 0x7fu
|
||
|
|
#define MCHP_TFDP_CTRL_EN_POS 0u
|
||
|
|
#define MCHP_TFDP_CTRL_EDGE_SEL_POS 1u
|
||
|
|
#define MCHP_TFDP_CTRL_DIV_SEL_POS 2u
|
||
|
|
#define MCHP_TFDP_CTRL_IP_DLY_POS 4u
|
||
|
|
|
||
|
|
#define MCHP_TFDP_CTRL_EN BIT(0)
|
||
|
|
#define MCHP_TFDP_OUT_ON_FALLING_EDGE BIT(1)
|
||
|
|
#define MCHP_TFDP_CLK_AHB_DIV_2 0
|
||
|
|
#define MCHP_TFDP_CLK_AHB_DIV_4 0x04u
|
||
|
|
#define MCHP_TFDP_CLK_AHB_DIV_8 0x08u
|
||
|
|
#define MCHP_TFDP_CLK_AHB_DIV_2_ALT 0x0cu
|
||
|
|
|
||
|
|
/* Number of AHB clocks between each byte shifted out */
|
||
|
|
#define MCHP_TFDP_IP_DLY_1 0
|
||
|
|
#define MCHP_TFDP_IP_DLY_2 0x10u
|
||
|
|
#define MCHP_TFDP_IP_DLY_3 0x20u
|
||
|
|
#define MCHP_TFDP_IP_DLY_4 0x30u
|
||
|
|
#define MCHP_TFDP_IP_DLY_5 0x40u
|
||
|
|
#define MCHP_TFDP_IP_DLY_6 0x50u
|
||
|
|
#define MCHP_TFDP_IP_DLY_7 0x60u
|
||
|
|
#define MCHP_TFDP_IP_DLY_8 0x70u
|
||
|
|
|
||
|
|
/* First byte indicates start of packet */
|
||
|
|
#define MCHP_TFDP_PKT_START 0xfdu
|
||
|
|
|
||
|
|
/** @brief Trace FIFO Debug Port Registers (TFDP) */
|
||
|
|
struct tfdp_regs {
|
||
|
|
volatile uint8_t DATA_OUT;
|
||
|
|
uint8_t RSVD1[3];
|
||
|
|
volatile uint32_t CTRL;
|
||
|
|
};
|
||
|
|
|
||
|
|
#endif /* #ifndef _MEC_TFDP_H */
|