OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/posix/nrf52_bsim/nrf52_bsim.dts

59 lines
1.3 KiB
Plaintext
Raw Normal View History

boards: posix: nrf52_bsim: Add a device tree Remove DT_ defines in board_soc.h now that we have a device tree. We remove all devices from the device tree that aren't known to be part of the NRF52 BSIM simulation. Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2020-03-25 17:25:59 +08:00
/*
* Copyright (c) 2020 Linaro Limited.
*
* SPDX-License-Identifier: Apache-2.0
*/
/dts-v1/;
#include <arm/nordic/nrf52832.dtsi>
/ {
model = "nrf52 bsim";
boards: dts: nrf: Remove SoC compatible in top-level compatible The SoC node has compatibles for the specific SoC in place, having the same compatible at the top level is technically a conflict and the top-level one should really just be about the board. Remove the SoC related compatibles at the top-level. Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2020-04-29 00:56:02 +08:00
compatible = "bsim,nrf52832";
boards: posix: nrf52_bsim: Add a device tree Remove DT_ defines in board_soc.h now that we have a device tree. We remove all devices from the device tree that aren't known to be part of the NRF52 BSIM simulation. Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2020-03-25 17:25:59 +08:00
/* We need to remove aliases to nodes we delete */
aliases {
/delete-property/ i2c-0;
/delete-property/ i2c-1;
/delete-property/ spi-0;
/delete-property/ spi-1;
/delete-property/ spi-2;
/delete-property/ uart-0;
/delete-property/ adc-0;
/delete-property/ gpio-0;
/delete-property/ gpiote-0;
/delete-property/ wdt-0;
/delete-property/ pwm-0;
/delete-property/ pwm-1;
/delete-property/ pwm-2;
/delete-property/ qdec-0;
};
drivers: flash: replace DT_FLASH_DEV_NAME with DT macro Replace DT_FLASH_DEV_NAME with DT_CHOSEN_ZEPHYR_FLASH_CONTROLLER_LABEL. We now set zephyr,flash-controller in the chosen node of the device tree to the flash controller device. NOTE: For a SoCs with on die flash, this points to the controller and not the 'soc-nv-flash' node. Typically the controller is the parent of the 'soc-nv-flash' node). Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2020-04-23 02:46:15 +08:00
chosen {
/delete-property/ zephyr,flash-controller;
};
boards: posix: nrf52_bsim: Add a device tree Remove DT_ defines in board_soc.h now that we have a device tree. We remove all devices from the device tree that aren't known to be part of the NRF52 BSIM simulation. Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2020-03-25 17:25:59 +08:00
soc {
/delete-node/ flash-controller@4001e000;
/delete-node/ memory@20000000;
/delete-node/ adc@40007000;
/delete-node/ uart@40002000;
/delete-node/ gpiote@40006000;
/delete-node/ gpio@50000000;
/delete-node/ i2c@40003000;
/delete-node/ i2c@40004000;
/delete-node/ pwm@4001c000;
/delete-node/ pwm@40021000;
/delete-node/ pwm@40022000;
/delete-node/ qdec@40012000;
/delete-node/ spi@40003000;
/delete-node/ spi@40004000;
/delete-node/ spi@40023000;
/delete-node/ temp@4000c000;
/delete-node/ watchdog@40010000;
};
/delete-node/ sw-pwm;
};