70 lines
1.3 KiB
Plaintext
70 lines
1.3 KiB
Plaintext
|
/*
|
||
|
|
* Copyright (c) 2024 Analog Devices, Inc.
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <arm/armv7-m.dtsi>
|
||
|
|
#include <adi/max32/max32xxx.dtsi>
|
||
|
|
|
||
|
|
&sram0 {
|
||
|
|
reg = <0x20000000 DT_SIZE_K(16)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&flash0 {
|
||
|
|
reg = <0x10000000 DT_SIZE_K(384)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&clk_inro {
|
||
|
|
clock-frequency = <DT_FREQ_K(80)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* MAX32670 extra peripherals. */
|
||
|
|
/ {
|
||
|
|
soc {
|
||
|
|
sram1: memory@20004000 {
|
||
|
|
compatible = "mmio-sram";
|
||
|
|
reg = <0x20004000 DT_SIZE_K(16)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sram2: memory@20008000 {
|
||
|
|
compatible = "mmio-sram";
|
||
|
|
reg = <0x20008000 DT_SIZE_K(32)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sram3: memory@20010000 {
|
||
|
|
compatible = "mmio-sram";
|
||
|
|
reg = <0x20010000 DT_SIZE_K(64)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sram4: memory@20020000 {
|
||
|
|
compatible = "mmio-sram";
|
||
|
|
reg = <0x20020000 DT_SIZE_K(4)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sram5: memory@20021000 {
|
||
|
|
compatible = "mmio-sram";
|
||
|
|
reg = <0x20021000 DT_SIZE_K(4)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sram6: memory@20022000 {
|
||
|
|
compatible = "mmio-sram";
|
||
|
|
reg = <0x20022000 DT_SIZE_K(8)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
sram7: memory@20024000 {
|
||
|
|
compatible = "mmio-sram";
|
||
|
|
reg = <0x20024000 DT_SIZE_K(16)>;
|
||
|
|
};
|
||
|
|
|
||
|
|
uart3: serial@40145000 {
|
||
|
|
compatible = "adi,max32-uart";
|
||
|
|
reg = <0x40145000 0x1000>;
|
||
|
|
clocks = <&gcr ADI_MAX32_CLOCK_BUS2 2>;
|
||
|
|
clock-source = <ADI_MAX32_PRPH_CLK_SRC_PCLK>;
|
||
|
|
interrupts = <88 0>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|