OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/x86/quark_se_c1000_devboard/dts.fixup

14 lines
590 B
Plaintext
Raw Normal View History

dts: arduino101: Add device tree support for arduino101 board patch adds necessary files and does the modification to the existing files to add device support for arduino_101 board. Signed-off-by: Savinay Dharmappa <savinay.dharmappa@intel.com>
2017-06-23 01:49:42 +08:00
#define CONFIG_UART_QMSI_0_BAUDRATE INTEL_QMSI_UART_B0002000_CURRENT_SPEED
#define CONFIG_UART_QMSI_0_NAME INTEL_QMSI_UART_B0002000_LABEL
driver: serial: Get interrupt number from dts Signed-off-by: Savinay Dharmappa <savinay.dharmappa@intel.com>
2017-11-16 03:23:13 +08:00
#define CONFIG_UART_QMSI_0_IRQ INTEL_QMSI_UART_B0002000_IRQ_0
dts: arduino101: Add device tree support for arduino101 board patch adds necessary files and does the modification to the existing files to add device support for arduino_101 board. Signed-off-by: Savinay Dharmappa <savinay.dharmappa@intel.com>
2017-06-23 01:49:42 +08:00
#define CONFIG_UART_QMSI_1_BAUDRATE INTEL_QMSI_UART_B0002400_CURRENT_SPEED
#define CONFIG_UART_QMSI_1_NAME INTEL_QMSI_UART_B0002400_LABEL
driver: serial: Get interrupt number from dts Signed-off-by: Savinay Dharmappa <savinay.dharmappa@intel.com>
2017-11-16 03:23:13 +08:00
#define CONFIG_UART_QMSI_1_IRQ INTEL_QMSI_UART_B0002400_IRQ_0
dts: arduino101: Add device tree support for arduino101 board patch adds necessary files and does the modification to the existing files to add device support for arduino_101 board. Signed-off-by: Savinay Dharmappa <savinay.dharmappa@intel.com>
2017-06-23 01:49:42 +08:00
#define CONFIG_PHYS_RAM_ADDR CONFIG_SRAM_BASE_ADDRESS
#define CONFIG_PHYS_LOAD_ADDR CONFIG_FLASH_BASE_ADDRESS
dts: x86: Add interrupt controller node patch adds interrupt controller node and interrupt property for device nodes. Signed-off-by: Savinay Dharmappa <savinay.dharmappa@intel.com>
2017-11-09 00:00:37 +08:00
#define CONFIG_IOAPIC_BASE_ADDRESS INTEL_IOAPIC_FEC00000_BASE_ADDRESS