OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/arc/em_starterkit/em_starterkit_defconfig

20 lines
429 B
Plaintext
Raw Normal View History

license: cleanup: add SPDX Apache-2.0 license identifier Update the files which contain no license information with the 'Apache-2.0' SPDX license identifier. Many source files in the tree are missing licensing information, which makes it harder for compliance tools to determine the correct license. By default all files without license information are under the default license of Zephyr, which is Apache version 2. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2019-04-06 21:08:09 +08:00
# SPDX-License-Identifier: Apache-2.0
ARC: Add support for ARC HS family of CPU cores The ARC HS is a family of high performance CPUs from Synopsys capable of running wide range of applications from heavy DPS calculation to full-scale OS. Still as with other ARC cores ARC HS might be tailored to a particular application. As opposed to EM cores ARC HS cores always have support of unaligned data access and by default GCC generates such a data layout with so we have to always enable unaligned data access in runtime otherwise on attempt to access such data we'd see "Unaligned memory exception". Note we had to explicitly mention CONFIG_CPU_ARCEM=y in all current defconfigs as CPU_ARC{EM|HS} are now parts of a choice so we cannot simply select ether option in board's Kconfig. And while at it change "-mmpy-option" of ARC EM to "wlh1" which is the same as previously used "6" but matches Programmer's Reference Manual (PRM) and is more human-friendly. Signed-off-by: Wayne Ren <wei.ren@synopsys.com> Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
2019-06-04 14:57:27 +08:00
CONFIG_CPU_ARCEM=y
arch: arc: refactor the soc part of em_starterkit The original em7d, em9d and em11d are different configurations of em_starterkit. They have the same peripherals, e.g. uart, spi, gpio , ddr. The differences of them are in arc core configurations, interrupt number assignment. So em7d, em9d and em11d can be viewed in the same SoC family or SoC series. Referring other arch's implementation, this commit merges em7d, em9d and em11d into the same SoC, named snps_emsk. This will eliminate unnecessary duplication and make it easier for future maintainment. Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
2018-04-28 10:10:15 +08:00
CONFIG_SOC_EMSK=y
CONFIG_SOC_EMSK_EM9D=y
arc: Adding ARC EM Starter Kit board support Board support for the ARC EM Starter Kit provides for a board that can select one of two SOCs. The EM9D and EM11D commits will be done separately to expidite review. Also submitted here is doc/board/em_starterkit.rst to explain details about this Zephyr board choice. Change-Id: Icd9fac045c700ad8dcb95161fdd63c130f665778 Signed-off-by: Chuck Jordan <cjordan@synopsys.com>
2016-05-21 12:23:34 +08:00
CONFIG_BOARD_EM_STARTERKIT=y
boards: em_starterkit: Add board firmware version config option Signed-off-by: Huaqi Fang <huaqi.fang@synopsys.com>
2017-06-15 16:28:24 +08:00
CONFIG_BOARD_EM_STARTERKIT_R23=y
boards: fix the sys ticks per second for emsk As a slow FPGA platform with max. freq < 25 Mhz, the default CON_SYS_CLOCK_TICKS_PER_SEC=10000 is not suitable. CON_SYS_CLOCK_TICKS_PER_SEC=100 is a better value. Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
2020-05-14 01:05:05 +08:00
CONFIG_SYS_CLOCK_TICKS_PER_SEC=100
arc: Adding ARC EM Starter Kit board support Board support for the ARC EM Starter Kit provides for a board that can select one of two SOCs. The EM9D and EM11D commits will be done separately to expidite review. Also submitted here is doc/board/em_starterkit.rst to explain details about this Zephyr board choice. Change-Id: Icd9fac045c700ad8dcb95161fdd63c130f665778 Signed-off-by: Chuck Jordan <cjordan@synopsys.com>
2016-05-21 12:23:34 +08:00
CONFIG_XIP=n
board: arc: Disable gap filling in output .hex Some ARC deveopment boards have q bit funny memory maps. For example IoT Development Kit board has those areas that we use in Zephyr: 1. 256 KiB of ICCM @ 0x2000_0000 for code (i.e. ".text" section goes here) 2. 128 KiB of DCCM @ 0x8000_0000 for data (i.e. ".data" section goes here) And so objcopy dumps 0x6000_0000 bytes (which is ~ 1.5Gib or raw data) in zephyr.hex which gives us ~ 4.3 GiB of resulting zephyr.hex size. W/o gap filling we're back at normal tens of KiB. Given we have currently no need to fill the gaps anyways we disable it for all ARC devboards. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
2020-02-07 19:02:17 +08:00
CONFIG_BUILD_NO_GAP_FILL=y
boards: em_starterkit: fix the board default config Change TICKS_PER_SEC from 1000 to 100 * em_starterkit is a FPGA board with cores running at max 30 Mhz. 1000 ticks per second is a little heavy for it. * the tests/kernel/common requires 200 ticks per second at most, or the testcase will stall. disable the generation of bin file. * there is no flash in em_starterkit * there is huge gap between ICCM and DCCM which will cause the bin file too large, alomst 2GB Signed-off-by: Wayne Ren <wei.ren@synopsys.com>
2018-03-08 02:36:09 +08:00
CONFIG_BUILD_OUTPUT_BIN=n
arc: Adding ARC EM Starter Kit board support Board support for the ARC EM Starter Kit provides for a board that can select one of two SOCs. The EM9D and EM11D commits will be done separately to expidite review. Also submitted here is doc/board/em_starterkit.rst to explain details about this Zephyr board choice. Change-Id: Icd9fac045c700ad8dcb95161fdd63c130f665778 Signed-off-by: Chuck Jordan <cjordan@synopsys.com>
2016-05-21 12:23:34 +08:00
CONFIG_PRINTK=y
CONFIG_ARCV2_INTERRUPT_UNIT=y
CONFIG_ARCV2_TIMER=y
CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y
CONFIG_SERIAL=y
CONFIG_UART_INTERRUPT_DRIVEN=y
CONFIG_GPIO=y