OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/soc/gd/gd32/gd32vf103/entry.S

37 lines
814 B
ArmAsm
Raw Normal View History

soc: riscv: Add initial support for GigaDevice GD32V SoC Add GigaDevice GD32V SoC. GD32V has non-standard CSR. It doesn't use common startup code. Signed-off-by: TOKITA Hiroshi <tokita.hiroshi@gmail.com>
2020-03-03 20:27:10 +08:00
/*
* Copyright (c) 2021 Tokita, Hiroshi <tokita.hiroshi@gmail.com>
*
* SPDX-License-Identifier: Apache-2.0
*/
soc: riscv: gd32vf103: move nuclei CSR header The header is common to all Nuclei based cores (not strictly related to RISCV privileged spec). Since only GD32VF103 uses a Nuclei core, move the file to its SoC folder. Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
2024-01-03 19:20:19 +08:00
#include "nuclei_csr.h"
asm: update files with <zephyr/...> include prefix Assembler files were not migrated with the new <zephyr/...> prefix. Note that the conversion has been scripted, refer to #45388 for more details. Signed-off-by: Gerard Marull-Paretas <gerard.marull@nordicsemi.no>
2022-05-09 19:56:13 +08:00
#include <zephyr/toolchain.h>
#include <zephyr/arch/riscv/csr.h>
soc: riscv: Add initial support for GigaDevice GD32V SoC Add GigaDevice GD32V SoC. GD32V has non-standard CSR. It doesn't use common startup code. Signed-off-by: TOKITA Hiroshi <tokita.hiroshi@gmail.com>
2020-03-03 20:27:10 +08:00
GTEXT(__nuclei_start)
soc: gd32vf103: Link soc-specific before common code For a proper initialisation, the soc-specific `__nuclei_start` has to be executed before the common `__start`. To ensure that `__nuclei_start` is linked first, I added the linker section init. Signed-off-by: Greter Raffael <rgreter@baumer.com>
2023-11-28 18:18:42 +08:00
SECTION_FUNC(init, __nuclei_start)
soc: riscv: Add initial support for GigaDevice GD32V SoC Add GigaDevice GD32V SoC. GD32V has non-standard CSR. It doesn't use common startup code. Signed-off-by: TOKITA Hiroshi <tokita.hiroshi@gmail.com>
2020-03-03 20:27:10 +08:00
/* Disable Global Interrupt */
csrc mstatus, MSTATUS_MIE
/* Jump to logical address first to ensure correct operation of RAM region */
la a0, __nuclei_start
li a1, 1
soc: gd32vf103: Remove redundant code from entry.S A lot of the entry.S is again implemented in common/vector.S. I removed everything redundant and changed the jump to the common symbol __start at the end. Signed-off-by: Greter Raffael <rgreter@baumer.com>
2023-11-28 18:16:41 +08:00
slli a1, a1, 29 # 0x2000 0000
soc: riscv: Add initial support for GigaDevice GD32V SoC Add GigaDevice GD32V SoC. GD32V has non-standard CSR. It doesn't use common startup code. Signed-off-by: TOKITA Hiroshi <tokita.hiroshi@gmail.com>
2020-03-03 20:27:10 +08:00
bleu a1, a0, _start0800
soc: gd32vf103: Remove redundant code from entry.S A lot of the entry.S is again implemented in common/vector.S. I removed everything redundant and changed the jump to the common symbol __start at the end. Signed-off-by: Greter Raffael <rgreter@baumer.com>
2023-11-28 18:16:41 +08:00
srli a1, a1, 2 # 0x0800 0000
soc: riscv: Add initial support for GigaDevice GD32V SoC Add GigaDevice GD32V SoC. GD32V has non-standard CSR. It doesn't use common startup code. Signed-off-by: TOKITA Hiroshi <tokita.hiroshi@gmail.com>
2020-03-03 20:27:10 +08:00
bleu a1, a0, _start0800
la a0, _start0800
add a0, a0, a1
jr a0
_start0800:
everywhere: replace double words Treewide search and replace on a range of double word combinations: * `the the` * `to to` * `if if` * `that that` * `on on` * `is is` * `from from` Signed-off-by: Jordan Yates <jordan@embeint.com>
2024-06-21 16:37:21 +08:00
/* Set the NMI base to share with mtvec by setting CSR_MMISC_CTL */
soc: riscv: Add initial support for GigaDevice GD32V SoC Add GigaDevice GD32V SoC. GD32V has non-standard CSR. It doesn't use common startup code. Signed-off-by: TOKITA Hiroshi <tokita.hiroshi@gmail.com>
2020-03-03 20:27:10 +08:00
li t0, 0x200
csrs CSR_MMISC_CTL, t0
/* Disable performance counter */
csrsi mcountinhibit, 0x5
soc: gd32vf103: Remove redundant code from entry.S A lot of the entry.S is again implemented in common/vector.S. I removed everything redundant and changed the jump to the common symbol __start at the end. Signed-off-by: Greter Raffael <rgreter@baumer.com>
2023-11-28 18:16:41 +08:00
/* Jump to common start */
tail __start