OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/xtensa/intel_adsp_ace20_lnl/board.cmake

8 lines
200 B
CMake
Raw Normal View History

intel_adsp: ace20_lnl: add initial ace 2.0 (LNL) board definition This commit adds definition of ACE 2.0 Lunar Lake board.board. Signed-off-by: Krzysztof Frydryk <Krzysztofx.Frydryk@intel.com> Signed-off-by: Jaroslaw Stelter <Jaroslaw.Stelter@intel.com> Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2022-09-19 21:22:00 +08:00
# SPDX-License-Identifier: Apache-2.0
set(SUPPORTED_EMU_PLATFORMS acesim)
board_set_rimage_target(lnl)
west: sign: add new west config [rimage].extra-args and a default key Make RIMAGE_SIGN_KEY a CMake CACHE variable so `west sign` can find it and use it as a default value. Fixes https://github.com/thesofproject/sof/issues/6917 Signed-off-by: Marc Herbert <marc.herbert@intel.com>
2023-01-28 10:27:17 +08:00
set(RIMAGE_SIGN_KEY "otc_private_key_3k.pem" CACHE STRING "default in ace20_lnl/board.cmake")