2017-02-20 02:01:30 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2017 I-SENSE group of ICCS
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*/
|
|
|
|
|
2017-04-04 05:35:53 +08:00
|
|
|
#include <arm/armv7-m.dtsi>
|
2017-04-04 23:32:41 +08:00
|
|
|
#include <st/mem.h>
|
2017-02-20 02:01:30 +08:00
|
|
|
|
|
|
|
/ {
|
2017-04-04 23:32:41 +08:00
|
|
|
flash0: flash {
|
|
|
|
reg = <0x08000000 DT_FLASH_SIZE>;
|
2017-02-20 02:01:30 +08:00
|
|
|
};
|
|
|
|
|
2017-04-04 23:32:41 +08:00
|
|
|
sram0: memory {
|
|
|
|
reg = <0x20000000 DT_SRAM_SIZE>;
|
2017-02-20 02:01:30 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
|
|
|
usart1: uart@40013800 {
|
|
|
|
compatible = "st,stm32-usart", "st,stm32-uart";
|
|
|
|
reg = <0x40013800 0x400>;
|
2017-03-24 02:41:32 +08:00
|
|
|
interrupts = <37 0>;
|
2017-02-20 02:01:30 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usart2: uart@40004400 {
|
|
|
|
compatible = "st,stm32-usart", "st,stm32-uart";
|
|
|
|
reg = <0x40004400 0x400>;
|
2017-03-24 02:41:32 +08:00
|
|
|
interrupts = <38 0>;
|
2017-02-20 02:01:30 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usart3: uart@40004800 {
|
|
|
|
compatible = "st,stm32-usart", "st,stm32-uart";
|
|
|
|
reg = <0x40004800 0x400>;
|
2017-03-24 02:41:32 +08:00
|
|
|
interrupts = <39 0>;
|
2017-02-20 02:01:30 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&nvic {
|
2017-03-28 01:13:40 +08:00
|
|
|
arm,num-irq-priority-bits = <4>;
|
2017-02-20 02:01:30 +08:00
|
|
|
};
|