24 lines
380 B
C
24 lines
380 B
C
|
/*
|
||
|
|
* Copyright (c) 2019 Intel Corporation.
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: Apache-2.0
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _SOC_ESPI_CHANNELS_H_
|
||
|
|
#define _SOC_ESPI_CHANNELS_H_
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
extern "C" {
|
||
|
|
#endif
|
||
|
|
/* Channel 0 - Peripheral Channel */
|
||
|
|
|
||
|
|
/* 8042 event data */
|
||
|
|
#define E8042_ISR_DATA_POS 8U
|
||
|
|
#define E8042_ISR_CMD_DATA_POS 0U
|
||
|
|
|
||
|
|
#ifdef __cplusplus
|
||
|
|
}
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* _SOC_ESPI_CHANNELS_H_ */
|