arch: added support for the riscv32 architecture
RISC-V is an open-source instruction set architecture.
Added support for the 32bit version of RISC-V to Zephyr.
1) exceptions/interrupts/faults are handled at the architecture
level via the __irq_wrapper handler. Context saving/restoring
of registers can be handled at both architecture and SOC levels.
If SOC-specific registers need to be saved, SOC level needs to
provide __soc_save_context and __soc_restore_context functions
that shall be accounted by the architecture level, when
corresponding config variable RISCV_SOC_CONTEXT_SAVE is set.
2) As RISC-V architecture does not provide a clear ISA specification
about interrupt handling, each RISC-V SOC handles it in its own
way. Hence, at the architecture level, the __irq_wrapper handler
expects the following functions to be provided by the SOC level:
__soc_is_irq: to check if the exception is the result of an
interrupt or not.
__soc_handle_irq: handle pending IRQ at SOC level (ex: clear
pending IRQ in SOC-specific IRQ register)
3) Thread/task scheduling, as well as IRQ offloading are handled via
the RISC-V system call ("ecall"), which is also handled via the
__irq_wrapper handler. The _Swap asm function just calls "ecall"
to generate an exception.
4) As there is no conventional way of handling CPU power save in
RISC-V, the default nano_cpu_idle and nano_cpu_atomic_idle
functions just unlock interrupts and return to the caller, without
issuing any CPU power saving instruction. Nonetheless, to allow
SOC-level to implement proper CPU power save, nano_cpu_idle and
nano_cpu_atomic_idle functions are defined as __weak
at the architecture level.
Change-Id: I980a161d0009f3f404ad22b226a6229fbb492389
Signed-off-by: Jean-Paul Etienne <fractalclone@gmail.com>
2017-01-11 07:24:30 +08:00
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2016 Jean-Paul Etienne <fractalclone@gmail.com>
|
|
|
|
|
*
|
2017-01-19 09:01:01 +08:00
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
arch: added support for the riscv32 architecture
RISC-V is an open-source instruction set architecture.
Added support for the 32bit version of RISC-V to Zephyr.
1) exceptions/interrupts/faults are handled at the architecture
level via the __irq_wrapper handler. Context saving/restoring
of registers can be handled at both architecture and SOC levels.
If SOC-specific registers need to be saved, SOC level needs to
provide __soc_save_context and __soc_restore_context functions
that shall be accounted by the architecture level, when
corresponding config variable RISCV_SOC_CONTEXT_SAVE is set.
2) As RISC-V architecture does not provide a clear ISA specification
about interrupt handling, each RISC-V SOC handles it in its own
way. Hence, at the architecture level, the __irq_wrapper handler
expects the following functions to be provided by the SOC level:
__soc_is_irq: to check if the exception is the result of an
interrupt or not.
__soc_handle_irq: handle pending IRQ at SOC level (ex: clear
pending IRQ in SOC-specific IRQ register)
3) Thread/task scheduling, as well as IRQ offloading are handled via
the RISC-V system call ("ecall"), which is also handled via the
__irq_wrapper handler. The _Swap asm function just calls "ecall"
to generate an exception.
4) As there is no conventional way of handling CPU power save in
RISC-V, the default nano_cpu_idle and nano_cpu_atomic_idle
functions just unlock interrupts and return to the caller, without
issuing any CPU power saving instruction. Nonetheless, to allow
SOC-level to implement proper CPU power save, nano_cpu_idle and
nano_cpu_atomic_idle functions are defined as __weak
at the architecture level.
Change-Id: I980a161d0009f3f404ad22b226a6229fbb492389
Signed-off-by: Jean-Paul Etienne <fractalclone@gmail.com>
2017-01-11 07:24:30 +08:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <kernel_structs.h>
|
|
|
|
|
|
|
|
|
|
/* exports */
|
|
|
|
|
GTEXT(__start)
|
|
|
|
|
GTEXT(__reset)
|
|
|
|
|
|
|
|
|
|
/* imports */
|
|
|
|
|
GTEXT(_PrepC)
|
|
|
|
|
|
|
|
|
|
#if CONFIG_INCLUDE_RESET_VECTOR
|
|
|
|
|
SECTION_FUNC(reset, __reset)
|
|
|
|
|
/*
|
|
|
|
|
* jump to __start
|
|
|
|
|
* use call opcode in case __start is far away.
|
|
|
|
|
* This will be dependent on linker.ld configuration.
|
|
|
|
|
*/
|
|
|
|
|
call __start
|
|
|
|
|
#endif /* CONFIG_INCLUDE_RESET_VECTOR */
|
|
|
|
|
|
|
|
|
|
/* use ABI name of registers for the sake of simplicity */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Remainder of asm-land initialization code before we can jump into
|
|
|
|
|
* the C domain
|
|
|
|
|
*/
|
|
|
|
|
SECTION_FUNC(TEXT, __start)
|
|
|
|
|
#ifdef CONFIG_INIT_STACKS
|
|
|
|
|
/* Pre-populate all bytes in _interrupt_stack with 0xAA */
|
|
|
|
|
la t0, _interrupt_stack
|
|
|
|
|
li t1, CONFIG_ISR_STACK_SIZE
|
|
|
|
|
add t1, t1, t0
|
|
|
|
|
|
|
|
|
|
/* Populate _interrupt_stack with 0xaaaaaaaa */
|
|
|
|
|
li t2, 0xaaaaaaaa
|
|
|
|
|
aa_loop:
|
|
|
|
|
sw t2, 0x00(t0)
|
|
|
|
|
addi t0, t0, 4
|
|
|
|
|
blt t0, t1, aa_loop
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Initially, setup stack pointer to
|
|
|
|
|
* _interrupt_stack + CONFIG_ISR_STACK_SIZE
|
|
|
|
|
*/
|
|
|
|
|
la sp, _interrupt_stack
|
|
|
|
|
li t0, CONFIG_ISR_STACK_SIZE
|
|
|
|
|
add sp, sp, t0
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Jump into C domain. _PrepC zeroes BSS, copies rw data into RAM,
|
|
|
|
|
* and then enters kernel _Cstart
|
|
|
|
|
*/
|
|
|
|
|
call _PrepC
|