OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/tests/benchmarks/latency_measure/testcase.yaml

16 lines
550 B
YAML
Raw Normal View History

tests: samples: convert testcase files to yaml This will prepare test cases and samples with metadata and information that will be consumed by the sanitycheck script which will be changed to parse YAML files instead of ini. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2017-04-05 11:11:22 +08:00
tests:
tests: fix test identifiers The seasonal overhaul of test identifiers aligning the terms being used and creating a structure. This is hopefully the last time we do this, plan is to document the identifiers and enforce syntax. The end-goal is to be able to generate a testsuite description from the existing tests and sync it frequently with the testsuite in Testrail. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2019-12-02 01:29:43 +08:00
benchmark.kernel.latency:
posix: enable benchmarks for other architectures We can run the benchmarks on other architectures beside x86 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2017-12-14 22:08:31 +08:00
arch_whitelist: x86 arm posix
x86: consolidate x86_64 architecture, SoC and boards There are two set of code supporting x86_64: x86_64 using x32 ABI, and x86 long mode, and this consolidates both into one x86_64 architecture and SoC supporting truly 64-bit mode. () Removes the x86_64:x32 architecture and SoC, and replaces them with the existing x86 long mode arch and SoC. () Replace qemu_x86_64 with qemu_x86_long as qemu_x86_64. () Updates samples and tests to remove reference to qemu_x86_long. () Renames CONFIG_X86_LONGMODE to CONFIG_X86_64. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
2019-10-25 03:57:57 +08:00
platform_exclude: qemu_x86_64
test/benchmarks/latency_measure: adapt test to 24bit Systick for STM32 Cortex-M has 24bit systick. But this test by default set 1 TICK per seconds, which is achievable only if frequency is below 0x00FFFFFF (around 16MHz). 20 Ticks per secondes allows a frequency up to 335544300Hz (335MHz) Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
2020-04-10 20:09:32 +08:00
filter: CONFIG_PRINTK and not CONFIG_SOC_FAMILY_STM32
tests/samples: fixed yaml syntax Use a map directory, avoid the list which makes parsing a bit cumbersome. Fixes #5109 Signed-off-by: Anas Nashif <anas.nashif@intel.com>
2017-12-06 02:00:43 +08:00
tags: benchmark
test/benchmarks/latency_measure: adapt test to 24bit Systick for STM32 Cortex-M has 24bit systick. But this test by default set 1 TICK per seconds, which is achievable only if frequency is below 0x00FFFFFF (around 16MHz). 20 Ticks per secondes allows a frequency up to 335544300Hz (335MHz) Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
2020-04-10 20:09:32 +08:00
# Cortex-M has 24bit systick, so default 1 TICK per seconds
# is achievable only if frequency is below 0x00FFFFFF (around 16MHz)
# 20 Ticks per secondes allows a frequency up to 335544300Hz (335MHz)
benchmark.kernel.latency.stm32:
filter: CONFIG_PRINTK and CONFIG_SOC_FAMILY_STM32
tags: benchmark
extra_configs:
- CONFIG_SYS_CLOCK_TICKS_PER_SEC=20