OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/arch/x86/core/intel64/fatal.c

42 lines
1.1 KiB
C
Raw Normal View History

arch/x86: Add exception reporting code for Intel64 Fleshed out z_arch_esf_t and added code to build this frame when exceptions occur. Created a separate small stack for exceptions and shifted the initialization code to use this instead of the IRQ stack. Moved IRQ stack(s) to irq.c. Signed-off-by: Charles E. Youse <charles.youse@intel.com>
2019-07-16 04:18:36 +08:00
/*
* Copyright (c) 2019 Intel Corporation
* SPDX-License-Identifier: Apache-2.0
*/
#include <kernel.h>
#include <ksched.h>
#include <kernel_structs.h>
#include <kernel_internal.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os);
void z_x86_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
if (esf != NULL) {
x86: intel64: fatal: minor formatting improvements Line up everything nicely, add leading '0x' to hex addresses, and remove redundant newlines. Add whitespace between the register name and contents so the contents can be easily selected from a terminal. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2019-10-11 02:59:16 +08:00
LOG_ERR("RIP: 0x%016lx RSP: 0x%016lx RFLAGS: 0x%016lx",
arch/x86: Add exception reporting code for Intel64 Fleshed out z_arch_esf_t and added code to build this frame when exceptions occur. Created a separate small stack for exceptions and shifted the initialization code to use this instead of the IRQ stack. Moved IRQ stack(s) to irq.c. Signed-off-by: Charles E. Youse <charles.youse@intel.com>
2019-07-16 04:18:36 +08:00
esf->rip, esf->rsp, esf->rflags);
x86: intel64: fatal: minor formatting improvements Line up everything nicely, add leading '0x' to hex addresses, and remove redundant newlines. Add whitespace between the register name and contents so the contents can be easily selected from a terminal. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2019-10-11 02:59:16 +08:00
LOG_ERR("RAX: 0x%016lx RBX: 0x%016lx RCX: 0x%016lx RDX: 0x%016lx",
arch/x86: Add exception reporting code for Intel64 Fleshed out z_arch_esf_t and added code to build this frame when exceptions occur. Created a separate small stack for exceptions and shifted the initialization code to use this instead of the IRQ stack. Moved IRQ stack(s) to irq.c. Signed-off-by: Charles E. Youse <charles.youse@intel.com>
2019-07-16 04:18:36 +08:00
esf->rax, esf->rbx, esf->rcx, esf->rdx);
x86: intel64: fatal: minor formatting improvements Line up everything nicely, add leading '0x' to hex addresses, and remove redundant newlines. Add whitespace between the register name and contents so the contents can be easily selected from a terminal. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2019-10-11 02:59:16 +08:00
LOG_ERR("RSI: 0x%016lx RDI: 0x%016lx RBP: 0x%016lx RSP: 0x%016lx",
arch/x86: Add exception reporting code for Intel64 Fleshed out z_arch_esf_t and added code to build this frame when exceptions occur. Created a separate small stack for exceptions and shifted the initialization code to use this instead of the IRQ stack. Moved IRQ stack(s) to irq.c. Signed-off-by: Charles E. Youse <charles.youse@intel.com>
2019-07-16 04:18:36 +08:00
esf->rsi, esf->rdi, esf->rbp, esf->rsp);
x86: intel64: fatal: minor formatting improvements Line up everything nicely, add leading '0x' to hex addresses, and remove redundant newlines. Add whitespace between the register name and contents so the contents can be easily selected from a terminal. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2019-10-11 02:59:16 +08:00
LOG_ERR(" R8: 0x%016lx R9: 0x%016lx R10: 0x%016lx R11: 0x%016lx",
arch/x86: Add exception reporting code for Intel64 Fleshed out z_arch_esf_t and added code to build this frame when exceptions occur. Created a separate small stack for exceptions and shifted the initialization code to use this instead of the IRQ stack. Moved IRQ stack(s) to irq.c. Signed-off-by: Charles E. Youse <charles.youse@intel.com>
2019-07-16 04:18:36 +08:00
esf->r8, esf->r9, esf->r10, esf->r11);
x86: intel64: fatal: minor formatting improvements Line up everything nicely, add leading '0x' to hex addresses, and remove redundant newlines. Add whitespace between the register name and contents so the contents can be easily selected from a terminal. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2019-10-11 02:59:16 +08:00
LOG_ERR("R12: 0x%016lx R13: 0x%016lx R14: 0x%016lx R15: 0x%016lx",
arch/x86: Add exception reporting code for Intel64 Fleshed out z_arch_esf_t and added code to build this frame when exceptions occur. Created a separate small stack for exceptions and shifted the initialization code to use this instead of the IRQ stack. Moved IRQ stack(s) to irq.c. Signed-off-by: Charles E. Youse <charles.youse@intel.com>
2019-07-16 04:18:36 +08:00
esf->r12, esf->r13, esf->r14, esf->r15);
}
z_fatal_error(reason, esf);
}
void z_x86_exception(const z_arch_esf_t *esf)
{
x86: intel64: fatal: minor formatting improvements Line up everything nicely, add leading '0x' to hex addresses, and remove redundant newlines. Add whitespace between the register name and contents so the contents can be easily selected from a terminal. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
2019-10-11 02:59:16 +08:00
LOG_ERR("** CPU Exception %ld (code %ld/0x%lx) **",
arch/x86: Add exception reporting code for Intel64 Fleshed out z_arch_esf_t and added code to build this frame when exceptions occur. Created a separate small stack for exceptions and shifted the initialization code to use this instead of the IRQ stack. Moved IRQ stack(s) to irq.c. Signed-off-by: Charles E. Youse <charles.youse@intel.com>
2019-07-16 04:18:36 +08:00
esf->vector, esf->code, esf->code);
z_x86_fatal_error(K_ERR_CPU_EXCEPTION, esf);
}