OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/arm/mps2_an385/board.h

33 lines
659 B
C
Raw Normal View History

boards: arm: Add board for MPS2 with AN383 ARM's Cortex-M Prototyping System (MPS2) is a board with an FPGA that can be programmed with different 'SoCs'. To use these in Zephyr we need a set of board files for each variant. This adds a board for a variant which implements a Cortex-M3 CPU; the naming of this matches that used for the Zephyr SoC (which is itself based on ARM's documentation nomenclature). Change-Id: Ie02a67a03016b8aeee31e3694f0edbcc37f9ee64 Signed-off-by: Jon Medhurst <tixy@linaro.org> Signed-off-by: Vincenzo Frascino <vincenzo.frascino@linaro.org>
2017-01-19 00:57:29 +08:00
/*
* Copyright (c) 2017 Linaro Limited
*
* SPDX-License-Identifier: Apache-2.0
*/
#ifndef __INC_BOARD_H
#define __INC_BOARD_H
#include <soc.h>
mps2: Add defines and devices for FPGA system control block These are fixed I/O registers for getting and setting the states of LEDs, buttons, SPI chip-selects, and LCD control lines. It also contains several free-running counters with no specific use. Change-Id: Ib49306d5501574f7eb354165cdca6f29e3d4dad4 Signed-off-by: Jon Medhurst <tixy@linaro.org>
2017-01-06 21:59:03 +08:00
#if defined(CONFIG_GPIO_MMIO32)
/* USERLED0 */
#define LED0_GPIO_PORT FPGAIO_LED0_GPIO_NAME
#define LED0_GPIO_PIN FPGAIO_LED0_USERLED0
/* USERLED1 */
#define LED1_GPIO_PORT FPGAIO_LED0_GPIO_NAME
#define LED1_GPIO_PIN FPGAIO_LED0_USERLED1
/* USERPB0 */
#define SW0_GPIO_NAME FPGAIO_BUTTON_GPIO_NAME
#define SW0_GPIO_PIN FPGAIO_BUTTON_USERPB0
/* USERPB1 */
#define SW1_GPIO_NAME FPGAIO_BUTTON_GPIO_NAME
#define SW1_GPIO_PIN FPGAIO_BUTTON_USERPB1
#endif /* CONFIG_GPIO_MMIO32 */
boards: arm: Add board for MPS2 with AN383 ARM's Cortex-M Prototyping System (MPS2) is a board with an FPGA that can be programmed with different 'SoCs'. To use these in Zephyr we need a set of board files for each variant. This adds a board for a variant which implements a Cortex-M3 CPU; the naming of this matches that used for the Zephyr SoC (which is itself based on ARM's documentation nomenclature). Change-Id: Ie02a67a03016b8aeee31e3694f0edbcc37f9ee64 Signed-off-by: Jon Medhurst <tixy@linaro.org> Signed-off-by: Vincenzo Frascino <vincenzo.frascino@linaro.org>
2017-01-19 00:57:29 +08:00
#endif /* __INC_BOARD_H */