OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/boards/nuvoton/npcx7m6fb_evb/npcx7m6fb_evb_defconfig

35 lines
595 B
Plaintext
Raw Normal View History

boards: arm: npcx7m6fb_evb: Add npcx7m6fb_evb board Skeleton board support for the npcx7m6fb evaluation board from Nuvoton Technology. This CL also includes: 1. Add ecst python scripts to append the header used by NPCX ROM. 2. Add openocd configuration scripts for "west flash". 3. Add monitor FW binary file for programing/verifying embedded flash in NPCX series. Signed-off-by: Mulin Chao <MLChao@nuvoton.com>
2020-07-03 17:23:17 +08:00
#
# Copyright (c) 2020 Nuvoton Technology Corporation.
#
# SPDX-License-Identifier: Apache-2.0
#
soc: npcx: Move ecst to npcx common folder NPCX series ROM code changes the chip basic setting by firmware binary header for loading the firmware from flash to RAM. Add the following to improve the ec firmware header setting: - Move the ECST which generates the firmware binary header to NPCX common folder. All the following NPCX series chips can use this. - Add ecst setting option in Kconfig. Signed-off-by: Yuval Peress <peress@chromium.org> Signed-off-by: Wealian Liao <WHLIAO@nuvoton.com>
2021-04-29 17:11:39 +08:00
# Enable NPCX firmware header
CONFIG_NPCX_HEADER=y
soc: npcx: Add output npcx image in hex format To support west OpenOCD path image flashing, this generates an npcx hex image from the npcx BIN image. Moreover, this also changes the name of npcx output image by CONFIG_KERNEL_BIN_NAME. Signed-off-by: Wealian Liao <WHLIAO@nuvoton.com>
2021-05-19 17:03:36 +08:00
CONFIG_NPCX_IMAGE_OUTPUT_HEX=y
soc: npcx: Move ecst to npcx common folder NPCX series ROM code changes the chip basic setting by firmware binary header for loading the firmware from flash to RAM. Add the following to improve the ec firmware header setting: - Move the ECST which generates the firmware binary header to NPCX common folder. All the following NPCX series chips can use this. - Add ecst setting option in Kconfig. Signed-off-by: Yuval Peress <peress@chromium.org> Signed-off-by: Wealian Liao <WHLIAO@nuvoton.com>
2021-04-29 17:11:39 +08:00
CONFIG_NPCX_HEADER_SPI_MAX_CLOCK_50=y
CONFIG_NPCX_HEADER_SPI_READ_MODE_DUAL=y
boards: arm: npcx7m6fb_evb: Add npcx7m6fb_evb board Skeleton board support for the npcx7m6fb evaluation board from Nuvoton Technology. This CL also includes: 1. Add ecst python scripts to append the header used by NPCX ROM. 2. Add openocd configuration scripts for "west flash". 3. Add monitor FW binary file for programing/verifying embedded flash in NPCX series. Signed-off-by: Mulin Chao <MLChao@nuvoton.com>
2020-07-03 17:23:17 +08:00
# Enable MPU
CONFIG_ARM_MPU=y
# General Kernel Options
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=15000000
# Clock configuration
CONFIG_CLOCK_CONTROL=y
# UART Driver
CONFIG_SERIAL=y
CONFIG_UART_INTERRUPT_DRIVEN=y
driver: gpio: add gpio driver support in NPCX series Add gpio support for Nuvoton NPCX series. This CL includes: 1. Add GPIO device tree declarations. 2. Introduce wui_maps property in yaml file to present relationship between Wake-Up Input (WUI) and 8 IOs belong to the device. 3. Zephyr GPIO api implementation. 4. GPIO callback functions implementation with MIWU api functions. 5. Overlay file for gpio basic tests Signed-off-by: Mulin Chao <MLChao@nuvoton.com>
2020-08-13 18:53:09 +08:00
# GPIO Driver
CONFIG_GPIO=y
drivers: pinctrl: npcx: add initial pin-controller driver This CL is the initial version for npcx pinctrl driver and introduces pinctrl nodes for both IO-pads and peripheral devices for each npcx series. Users can set pin configuration via these nodes in the board layout DT file. It also wraps all configurations related to pin-muxing in pinctrl_soc.h. Regarding the other pin properties, we will implement them later. Signed-off-by: Mulin Chao <mlchao@nuvoton.com>
2022-02-21 17:19:31 +08:00
# Pin Controller Driver
CONFIG_PINCTRL=y
boards: arm: npcx7m6fb_evb: Add npcx7m6fb_evb board Skeleton board support for the npcx7m6fb evaluation board from Nuvoton Technology. This CL also includes: 1. Add ecst python scripts to append the header used by NPCX ROM. 2. Add openocd configuration scripts for "west flash". 3. Add monitor FW binary file for programing/verifying embedded flash in NPCX series. Signed-off-by: Mulin Chao <MLChao@nuvoton.com>
2020-07-03 17:23:17 +08:00
# Console Driver
CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y