OrgZephyr/zephyr
OrgZephyr
/
zephyr
mirror of https://github.com/zephyrproject-rtos/zephyr.git
1
0
Fork 0
Code Issues Releases Wiki Activity
zephyr/arch/arm64/core/CMakeLists.txt

35 lines
1.0 KiB
CMake
Raw Normal View History

arch: arm64: Introduce ARM64 (AArch64) architecture Introduce the basic ARM64 architecture support. A new CONFIG_ARM64 symbol is introduced for the new architecture and new cmake / Kconfig files are added to switch between ARM and ARM64. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2019-11-11 00:17:19 +08:00
# SPDX-License-Identifier: Apache-2.0
zephyr_library()
zephyr_library_sources(
aarch64: Remove QEMU 'wfi' issue workaround The problem is not reproducible when CONFIG_QEMU_ICOUNT=n. We can now revert the commit aebb9d8a45bb646029c43d7f8d4e3ef3296e5cc0. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2021-02-05 22:53:55 +08:00
cpu_idle.S
arch: arm64: Introduce ARM64 (AArch64) architecture Introduce the basic ARM64 architecture support. A new CONFIG_ARM64 symbol is introduced for the new architecture and new cmake / Kconfig files are added to switch between ARM and ARM64. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2019-11-11 00:17:19 +08:00
fatal.c
arch: arm: aarch64: Refactor interrupt interface The current AArch64 interrupt system relies on the multi-level interrupt mechanism and the `irq_nextlevel` public interface to invoke the Generic Interrupt Controller (GIC) driver functions. Since the GIC driver has been refactored to provide a direct interface, in order to resolve various implementation issues described in the GIC driver refactoring commit, the architecture interrupt control functions are updated to directly invoke the GIC driver functions. This commit also adds support for the ARMv8 cores (e.g. Cortex-A53) that allow interfacing to a custom external interrupt controller (i.e. non-GIC) by mapping the architecture interrupt control functions to the SoC layer interrupt control functions when `ARM_CUSTOM_INTERRUPT_CONTROLLER` configuration is enabled. Signed-off-by: Stephanos Ioannidis <root@stephanos.io>
2020-02-11 17:08:28 +08:00
irq_init.c
arch: arm64: Introduce ARM64 (AArch64) architecture Introduce the basic ARM64 architecture support. A new CONFIG_ARM64 symbol is introduced for the new architecture and new cmake / Kconfig files are added to switch between ARM and ARM64. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2019-11-11 00:17:19 +08:00
irq_manage.c
prep_c.c
reset.S
aarch64: Rewrite reset code using C There is no strict reason to use assembly for the reset routine. Move as much code as possible to C code using the proper helpers. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2021-02-12 21:44:18 +08:00
reset.c
arch: arm64: Use _arch_switch() API Switch to the _arch_switch() API that is required for an SMP-aware scheduler instead of using the old arch_swap mechanism. SMP is not supported yet but this is a necessary step in that direction. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2020-08-04 18:52:16 +08:00
switch.S
arch: arm64: Introduce ARM64 (AArch64) architecture Introduce the basic ARM64 architecture support. A new CONFIG_ARM64 symbol is introduced for the new architecture and new cmake / Kconfig files are added to switch between ARM and ARM64. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2019-11-11 00:17:19 +08:00
thread.c
vector_table.S
)
arm64: FPU context switching support This adds FPU sharing support with a lazy context switching algorithm. Every thread is allowed to use FPU/SIMD registers. In fact, the compiler may insert FPU reg accesses in anycontext to optimize even non-FP code unless the -mgeneral-regs-only compiler flag is used, but Zephyr currently doesn't support such a build. It is therefore possible to do FP access in IRS as well with this patch although IRQs are then disabled to prevent nested IRQs in such cases. Because the thread object grows in size, some tests have to be adjusted. Signed-off-by: Nicolas Pitre <npitre@baylibre.com>
2021-04-08 11:31:44 +08:00
zephyr_library_sources_ifdef(CONFIG_FPU_SHARING fpu.c fpu.S)
arm64: get rid of the mmu directory Turns out that we could flatten the tree further as there is not that many files to warrant a whole directory for this. Signed-off-by: Nicolas Pitre <npitre@baylibre.com>
2021-04-01 00:29:52 +08:00
zephyr_library_sources_ifdef(CONFIG_ARM_MMU mmu.c mmu.S)
arm64: cortex_r: Move mpu code to a better place This patch mainly moves mpu related code from arch/arm64/core/cortex_r/mpu/ to arch/arm64/core/cortex_r/ and moves the mpu header files from include/arch/arm64/cortex_r/mpu/ to include/arch/arm64/cortex_r/ Signed-off-by: Jaxson Han <jaxson.han@arm.com>
2021-07-15 16:34:02 +08:00
zephyr_library_sources_ifdef(CONFIG_ARM_MPU cortex_r/arm_mpu.c)
aarch64: userspace: Introduce skeleton code for user-threads Introduce the first pieces needed to schedule user threads by defining two different code paths for kernel and user threads. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2020-11-25 21:44:21 +08:00
zephyr_library_sources_ifdef(CONFIG_USERSPACE userspace.S)
arch: arm64: Introduce ARM64 (AArch64) architecture Introduce the basic ARM64 architecture support. A new CONFIG_ARM64 symbol is introduced for the new architecture and new cmake / Kconfig files are added to switch between ARM and ARM64. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2019-11-11 00:17:19 +08:00
zephyr_library_sources_ifdef(CONFIG_GEN_SW_ISR_TABLE isr_wrapper.S)
zephyr_library_sources_ifdef(CONFIG_IRQ_OFFLOAD irq_offload.c)
arm/arm64: Make ARM64 a standalone architecture Split ARM and ARM64 architectures. Details: - CONFIG_ARM64 is decoupled from CONFIG_ARM (not a subset anymore) - Arch and include AArch64 files are in a dedicated directory (arch/arm64 and include/arch/arm64) - AArch64 boards and SoC are moved to soc/arm64 and boards/arm64 - AArch64-specific DTS files are moved to dts/arm64 - The A72 support for the bcm_vk/viper board is moved in the boards/bcm_vk/viper directory Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2021-03-25 18:56:15 +08:00
zephyr_library_sources_ifdef(CONFIG_THREAD_LOCAL_STORAGE tls.c)
aarch64: smccc: Decouple PSCI from SMCCC The current code is assuming that the SMC/HVC helpers can only be used by the PSCI driver. This is wrong because a mechanism to call into the secure monitor should be made available regardless of using PSCI or not. For example several SoCs relies on SMC calls to read/write e-fuses, retrieve the chip ID, control power domains, etc... This patch introduces a new CONFIG_HAS_ARM_SMCCC symbol to enable the SMC/HVC helpers support and export that to drivers that require it. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2021-02-03 18:14:39 +08:00
zephyr_library_sources_ifdef(CONFIG_HAS_ARM_SMCCC smccc-call.S)
aarch64: add ability to generate image header Image header is compatible with Linux aarch64 boot protocol, so zephyr can be booted with U-boot or Xen loader. Signed-off-by: Volodymyr Babchuk <volodymyr_babchuk@epam.com>
2020-11-20 04:42:40 +08:00
zephyr_library_sources_ifdef(CONFIG_AARCH64_IMAGE_HEADER header.S)
arch: arm: aarch64: add arch_dcache_range Add arch_dcache_range to support flush and invalidate Signed-off-by: Peng Fan <peng.fan@nxp.com>
2020-11-09 15:43:13 +08:00
zephyr_library_sources_ifdef(CONFIG_CACHE_MANAGEMENT cache.c)
arch: arm: aarch64: add SMP support With timer/gic/cache added, we could add the SMP support. Bringup cores Signed-off-by: Peng Fan <peng.fan@nxp.com>
2020-11-09 15:58:15 +08:00
if ((CONFIG_MP_NUM_CPUS GREATER 1) OR (CONFIG_SMP))
zephyr_library_sources(smp.c)
endif ()
aarch64: GCC10: Add -mno-outline-atomics GCC10 introduced by default calls to out-of-line helpers to implement atomic operations with the '-moutline-atomic' option. This is breaking several tests because the embedded calls are trying to access the zephyr_data region from userspace that is declared as MT_P_RW_U_NA, triggering a memory fault. Since there is currently no support for MT_P_RW_U_RO (and probably never will be), disable the out-of-line helpers disabling the GCC option. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
2020-12-04 17:54:23 +08:00
zephyr_cc_option_ifdef(CONFIG_USERSPACE -mno-outline-atomics)
arm64: xenvm: Add Xen hypercall interface for arm64 This commit adds Xen hypervisor call interface for arm64 architecture. This is needed for further development of Xen features in Zephyr. Signed-off-by: Dmytro Firsov <dmytro_firsov@epam.com>
2021-07-02 15:26:29 +08:00
add_subdirectory_ifdef(CONFIG_SOC_XENVM xen)