2019-04-06 21:08:09 +08:00
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
2018-10-24 05:12:20 +08:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_BOARD_NUCLEO_F746ZG=y
|
|
|
|
CONFIG_SOC_SERIES_STM32F7X=y
|
2019-06-17 18:03:51 +08:00
|
|
|
CONFIG_SOC_STM32F746XX=y
|
2018-10-24 05:12:20 +08:00
|
|
|
# 72MHz system clock (CubeMX Defaults)
|
|
|
|
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=72000000
|
|
|
|
|
|
|
|
# Enable MPU
|
|
|
|
CONFIG_ARM_MPU=y
|
|
|
|
|
|
|
|
# Enable UART
|
|
|
|
CONFIG_SERIAL=y
|
|
|
|
|
|
|
|
# Console
|
|
|
|
CONFIG_CONSOLE=y
|
|
|
|
CONFIG_UART_CONSOLE=y
|
|
|
|
|
|
|
|
# Enable Pinmux
|
|
|
|
CONFIG_PINMUX=y
|
|
|
|
|
|
|
|
# Enable GPIO
|
|
|
|
CONFIG_GPIO=y
|
|
|
|
|
|
|
|
# Clock Configuration
|
|
|
|
CONFIG_CLOCK_CONTROL=y
|
|
|
|
|
|
|
|
# STLINK provides 8MHz clock input
|
|
|
|
CONFIG_CLOCK_STM32_HSE_CLOCK=8000000
|
|
|
|
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
|
|
|
|
# Use HSE as PLL input
|
|
|
|
CONFIG_CLOCK_STM32_PLL_SRC_HSE=y
|
|
|
|
# Nucleo-144 boards do not have an external oscillator, so just use
|
|
|
|
# the 8MHz clock signal coming from integrated STLink
|
|
|
|
CONFIG_CLOCK_STM32_HSE_BYPASS=y
|
|
|
|
|
|
|
|
# Produce 72MHz clock at PLL output
|
|
|
|
CONFIG_CLOCK_STM32_PLL_M_DIVISOR=4
|
|
|
|
CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER=72
|
|
|
|
CONFIG_CLOCK_STM32_PLL_P_DIVISOR=2
|
|
|
|
CONFIG_CLOCK_STM32_PLL_Q_DIVISOR=3
|
|
|
|
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
|
|
|
|
CONFIG_CLOCK_STM32_APB1_PRESCALER=2
|
|
|
|
CONFIG_CLOCK_STM32_APB2_PRESCALER=1
|