2017-03-18 08:59:26 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2017, NXP
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*/
|
|
|
|
|
2019-06-26 03:54:00 +08:00
|
|
|
#include <drivers/sensor.h>
|
2019-06-26 03:53:54 +08:00
|
|
|
#include <drivers/i2c.h>
|
2019-06-26 03:53:52 +08:00
|
|
|
#include <drivers/gpio.h>
|
2017-03-18 08:59:26 +08:00
|
|
|
|
|
|
|
#define MAX30101_I2C_ADDRESS 0x57
|
|
|
|
|
|
|
|
#define MAX30101_REG_INT_STS1 0x00
|
|
|
|
#define MAX30101_REG_INT_STS2 0x01
|
|
|
|
#define MAX30101_REG_INT_EN1 0x02
|
|
|
|
#define MAX30101_REG_INT_EN2 0x03
|
|
|
|
#define MAX30101_REG_FIFO_WR 0x04
|
|
|
|
#define MAX30101_REG_FIFO_OVF 0x05
|
|
|
|
#define MAX30101_REG_FIFO_RD 0x06
|
|
|
|
#define MAX30101_REG_FIFO_DATA 0x07
|
|
|
|
#define MAX30101_REG_FIFO_CFG 0x08
|
|
|
|
#define MAX30101_REG_MODE_CFG 0x09
|
|
|
|
#define MAX30101_REG_SPO2_CFG 0x0a
|
|
|
|
#define MAX30101_REG_LED1_PA 0x0c
|
|
|
|
#define MAX30101_REG_LED2_PA 0x0d
|
|
|
|
#define MAX30101_REG_LED3_PA 0x0e
|
|
|
|
#define MAX30101_REG_PILOT_PA 0x10
|
|
|
|
#define MAX30101_REG_MULTI_LED 0x11
|
|
|
|
#define MAX30101_REG_TINT 0x1f
|
|
|
|
#define MAX30101_REG_TFRAC 0x20
|
|
|
|
#define MAX30101_REG_TEMP_CFG 0x21
|
|
|
|
#define MAX30101_REG_PROX_INT 0x30
|
|
|
|
#define MAX30101_REG_REV_ID 0xfe
|
|
|
|
#define MAX30101_REG_PART_ID 0xff
|
|
|
|
|
|
|
|
#define MAX30101_INT_PPG_MASK (1 << 6)
|
|
|
|
|
|
|
|
#define MAX30101_FIFO_CFG_SMP_AVE_SHIFT 5
|
|
|
|
#define MAX30101_FIFO_CFG_FIFO_FULL_SHIFT 0
|
|
|
|
#define MAX30101_FIFO_CFG_ROLLOVER_EN_MASK (1 << 4)
|
|
|
|
|
|
|
|
#define MAX30101_MODE_CFG_SHDN_MASK (1 << 7)
|
|
|
|
#define MAX30101_MODE_CFG_RESET_MASK (1 << 6)
|
|
|
|
|
|
|
|
#define MAX30101_SPO2_ADC_RGE_SHIFT 5
|
|
|
|
#define MAX30101_SPO2_SR_SHIFT 2
|
|
|
|
#define MAX30101_SPO2_PW_SHIFT 0
|
|
|
|
|
|
|
|
#define MAX30101_PART_ID 0x15
|
|
|
|
|
|
|
|
#define MAX30101_BYTES_PER_CHANNEL 3
|
|
|
|
#define MAX30101_MAX_NUM_CHANNELS 3
|
|
|
|
#define MAX30101_MAX_BYTES_PER_SAMPLE (MAX30101_MAX_NUM_CHANNELS * \
|
|
|
|
MAX30101_BYTES_PER_CHANNEL)
|
|
|
|
|
|
|
|
#define MAX30101_SLOT_LED_MASK 0x03
|
|
|
|
|
|
|
|
#define MAX30101_FIFO_DATA_BITS 18
|
|
|
|
#define MAX30101_FIFO_DATA_MASK ((1 << MAX30101_FIFO_DATA_BITS) - 1)
|
|
|
|
|
|
|
|
enum max30101_mode {
|
|
|
|
MAX30101_MODE_HEART_RATE = 2,
|
|
|
|
MAX30101_MODE_SPO2 = 3,
|
|
|
|
MAX30101_MODE_MULTI_LED = 7,
|
|
|
|
};
|
|
|
|
|
|
|
|
enum max30101_slot {
|
|
|
|
MAX30101_SLOT_DISABLED = 0,
|
|
|
|
MAX30101_SLOT_RED_LED1_PA,
|
|
|
|
MAX30101_SLOT_IR_LED2_PA,
|
|
|
|
MAX30101_SLOT_GREEN_LED3_PA,
|
|
|
|
MAX30101_SLOT_RED_PILOT_PA,
|
|
|
|
MAX30101_SLOT_IR_PILOT_PA,
|
|
|
|
MAX30101_SLOT_GREEN_PILOT_PA,
|
|
|
|
};
|
|
|
|
|
|
|
|
enum max30101_led_channel {
|
|
|
|
MAX30101_LED_CHANNEL_RED = 0,
|
|
|
|
MAX30101_LED_CHANNEL_IR,
|
|
|
|
MAX30101_LED_CHANNEL_GREEN,
|
|
|
|
};
|
|
|
|
|
|
|
|
enum max30101_pw {
|
|
|
|
MAX30101_PW_15BITS = 0,
|
|
|
|
MAX30101_PW_16BITS,
|
|
|
|
MAX30101_PW_17BITS,
|
|
|
|
MAX30101_PW_18BITS,
|
|
|
|
};
|
|
|
|
|
|
|
|
struct max30101_config {
|
2017-04-21 23:03:20 +08:00
|
|
|
u8_t fifo;
|
|
|
|
u8_t spo2;
|
|
|
|
u8_t led_pa[MAX30101_MAX_NUM_CHANNELS];
|
2017-03-18 08:59:26 +08:00
|
|
|
enum max30101_mode mode;
|
|
|
|
enum max30101_slot slot[4];
|
|
|
|
};
|
|
|
|
|
|
|
|
struct max30101_data {
|
|
|
|
struct device *i2c;
|
2017-04-21 23:03:20 +08:00
|
|
|
u32_t raw[MAX30101_MAX_NUM_CHANNELS];
|
|
|
|
u8_t map[MAX30101_MAX_NUM_CHANNELS];
|
|
|
|
u8_t num_channels;
|
2017-03-18 08:59:26 +08:00
|
|
|
};
|